ltdc-cleanup
This commit is contained in:
parent
9ec9e0afb8
commit
8c3f2428b4
@ -178,22 +178,18 @@ fieldset/CDSR:
|
|||||||
description: Vertical Data Enable display Status
|
description: Vertical Data Enable display Status
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: VDES
|
|
||||||
- name: HDES
|
- name: HDES
|
||||||
description: Horizontal Data Enable display Status
|
description: Horizontal Data Enable display Status
|
||||||
bit_offset: 1
|
bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: HDES
|
|
||||||
- name: VSYNCS
|
- name: VSYNCS
|
||||||
description: Vertical Synchronization display Status
|
description: Vertical Synchronization display Status
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: VSYNCS
|
|
||||||
- name: HSYNCS
|
- name: HSYNCS
|
||||||
description: Horizontal Synchronization display Status
|
description: Horizontal Synchronization display Status
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: HSYNCS
|
|
||||||
fieldset/CFBAR:
|
fieldset/CFBAR:
|
||||||
description: Layerx Color Frame Buffer Address Register
|
description: Layerx Color Frame Buffer Address Register
|
||||||
fields:
|
fields:
|
||||||
@ -390,22 +386,18 @@ fieldset/ISR:
|
|||||||
description: Line Interrupt flag
|
description: Line Interrupt flag
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: LIF
|
|
||||||
- name: FUIF
|
- name: FUIF
|
||||||
description: FIFO Underrun Interrupt flag
|
description: FIFO Underrun Interrupt flag
|
||||||
bit_offset: 1
|
bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: FUIF
|
|
||||||
- name: TERRIF
|
- name: TERRIF
|
||||||
description: Transfer Error interrupt flag
|
description: Transfer Error interrupt flag
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: TERRIF
|
|
||||||
- name: RRIF
|
- name: RRIF
|
||||||
description: Register Reload Interrupt Flag
|
description: Register Reload Interrupt Flag
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum: RRIF
|
|
||||||
fieldset/LIPCR:
|
fieldset/LIPCR:
|
||||||
description: Line Interrupt Position Configuration Register
|
description: Line Interrupt Position Configuration Register
|
||||||
fields:
|
fields:
|
||||||
@ -520,24 +512,6 @@ enum/DEPOL:
|
|||||||
- name: ActiveHigh
|
- name: ActiveHigh
|
||||||
description: Data enable polarity is active high
|
description: Data enable polarity is active high
|
||||||
value: 1
|
value: 1
|
||||||
enum/FUIF:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NoUnderrun
|
|
||||||
description: No FIFO underrun
|
|
||||||
value: 0
|
|
||||||
- name: Underrun
|
|
||||||
description: FIFO underrun interrupt generated, if one of the layer FIFOs is empty and pixel data is read from the FIFO
|
|
||||||
value: 1
|
|
||||||
enum/HDES:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotActive
|
|
||||||
description: Currently not in horizontal Data Enable phase
|
|
||||||
value: 0
|
|
||||||
- name: Active
|
|
||||||
description: Currently in horizontal Data Enable phase
|
|
||||||
value: 1
|
|
||||||
enum/HSPOL:
|
enum/HSPOL:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
@ -547,15 +521,6 @@ enum/HSPOL:
|
|||||||
- name: ActiveHigh
|
- name: ActiveHigh
|
||||||
description: Horizontal synchronization polarity is active high
|
description: Horizontal synchronization polarity is active high
|
||||||
value: 1
|
value: 1
|
||||||
enum/HSYNCS:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotActive
|
|
||||||
description: Currently not in HSYNC phase
|
|
||||||
value: 0
|
|
||||||
- name: Active
|
|
||||||
description: Currently in HSYNC phase
|
|
||||||
value: 1
|
|
||||||
enum/IMR:
|
enum/IMR:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
@ -565,15 +530,6 @@ enum/IMR:
|
|||||||
- name: Reload
|
- name: Reload
|
||||||
description: The shadow registers are reloaded immediately. This bit is set by software and cleared only by hardware after reload
|
description: The shadow registers are reloaded immediately. This bit is set by software and cleared only by hardware after reload
|
||||||
value: 1
|
value: 1
|
||||||
enum/LIF:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotReached
|
|
||||||
description: Programmed line not reached
|
|
||||||
value: 0
|
|
||||||
- name: Reached
|
|
||||||
description: Line interrupt generated when a programmed line is reached
|
|
||||||
value: 1
|
|
||||||
enum/PCPOL:
|
enum/PCPOL:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
@ -610,24 +566,6 @@ enum/PF:
|
|||||||
- name: AL88
|
- name: AL88
|
||||||
description: AL88 (8-bit alpha, 8-bit luminance)
|
description: AL88 (8-bit alpha, 8-bit luminance)
|
||||||
value: 7
|
value: 7
|
||||||
enum/RRIF:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NoReload
|
|
||||||
description: No register reload
|
|
||||||
value: 0
|
|
||||||
- name: Reload
|
|
||||||
description: Register reload interrupt generated when a vertical blanking reload occurs (and the first line after the active area is reached)
|
|
||||||
value: 1
|
|
||||||
enum/TERRIF:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NoError
|
|
||||||
description: No transfer error
|
|
||||||
value: 0
|
|
||||||
- name: Error
|
|
||||||
description: Transfer error interrupt generated when a bus error occurs
|
|
||||||
value: 1
|
|
||||||
enum/VBR:
|
enum/VBR:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
@ -637,15 +575,6 @@ enum/VBR:
|
|||||||
- name: Reload
|
- name: Reload
|
||||||
description: The shadow registers are reloaded during the vertical blanking period (at the beginning of the first line after the active display area).
|
description: The shadow registers are reloaded during the vertical blanking period (at the beginning of the first line after the active display area).
|
||||||
value: 1
|
value: 1
|
||||||
enum/VDES:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotActive
|
|
||||||
description: Currently not in vertical Data Enable phase
|
|
||||||
value: 0
|
|
||||||
- name: Active
|
|
||||||
description: Currently in vertical Data Enable phase
|
|
||||||
value: 1
|
|
||||||
enum/VSPOL:
|
enum/VSPOL:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
@ -655,12 +584,3 @@ enum/VSPOL:
|
|||||||
- name: ActiveHigh
|
- name: ActiveHigh
|
||||||
description: Vertical synchronization polarity is active high
|
description: Vertical synchronization polarity is active high
|
||||||
value: 1
|
value: 1
|
||||||
enum/VSYNCS:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: NotActive
|
|
||||||
description: Currently not in VSYNC phase
|
|
||||||
value: 0
|
|
||||||
- name: Active
|
|
||||||
description: Currently in VSYNC phase
|
|
||||||
value: 1
|
|
||||||
|
@ -1,3 +1,5 @@
|
|||||||
transforms:
|
transforms:
|
||||||
- !DeleteEnums
|
- !DeleteEnums
|
||||||
from: ^(CLUTEN|COLKEN|DEN|FUIE|LEN|LIE|LTDCEN|RRIE|TERRIE)$
|
from: ^(CLUTEN|COLKEN|DEN|FUIE|LEN|LIE|LTDCEN|RRIE|TERRIE)$
|
||||||
|
- !DeleteEnums
|
||||||
|
from: ^(FUIF|HDES|HSYNCS|LIF|RRIF|TERRIF|VDES|VSYNCS)$
|
||||||
|
Loading…
x
Reference in New Issue
Block a user