Manually cleanup all RTC registers
This commit is contained in:
parent
42cd969fcd
commit
85162f723f
@ -3,203 +3,225 @@ block/RTC:
|
|||||||
description: Real-time clock
|
description: Real-time clock
|
||||||
items:
|
items:
|
||||||
- name: TR
|
- name: TR
|
||||||
description: time register
|
description: Time register
|
||||||
byte_offset: 0
|
byte_offset: 0
|
||||||
fieldset: TR
|
fieldset: TR
|
||||||
- name: DR
|
- name: DR
|
||||||
description: date register
|
description: Date register
|
||||||
byte_offset: 4
|
byte_offset: 4
|
||||||
fieldset: DR
|
fieldset: DR
|
||||||
- name: CR
|
- name: CR
|
||||||
description: control register
|
description: Control register
|
||||||
byte_offset: 8
|
byte_offset: 8
|
||||||
fieldset: CR
|
fieldset: CR
|
||||||
- name: ISR
|
- name: ISR
|
||||||
description: "initialization and status register"
|
description: Initialization and status register
|
||||||
byte_offset: 12
|
byte_offset: 12
|
||||||
fieldset: ISR
|
fieldset: ISR
|
||||||
- name: PRER
|
- name: PRER
|
||||||
description: prescaler register
|
description: Prescaler register
|
||||||
byte_offset: 16
|
byte_offset: 16
|
||||||
fieldset: PRER
|
fieldset: PRER
|
||||||
- name: WUTR
|
- name: WUTR
|
||||||
description: wakeup timer register
|
description: Wakeup timer register
|
||||||
byte_offset: 20
|
byte_offset: 20
|
||||||
fieldset: WUTR
|
fieldset: WUTR
|
||||||
- name: ALRMAR
|
- name: ALRMR
|
||||||
description: alarm A register
|
description: Alarm register
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 4
|
||||||
byte_offset: 28
|
byte_offset: 28
|
||||||
fieldset: ALRMAR
|
fieldset: ALRMR
|
||||||
- name: WPR
|
- name: WPR
|
||||||
description: write protection register
|
description: Write protection register
|
||||||
byte_offset: 36
|
byte_offset: 36
|
||||||
access: Write
|
access: Write
|
||||||
fieldset: WPR
|
fieldset: WPR
|
||||||
- name: SSR
|
- name: SSR
|
||||||
description: sub second register
|
description: Sub second register
|
||||||
byte_offset: 40
|
byte_offset: 40
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: SSR
|
fieldset: SSR
|
||||||
- name: SHIFTR
|
- name: SHIFTR
|
||||||
description: shift control register
|
description: Shift control register
|
||||||
byte_offset: 44
|
byte_offset: 44
|
||||||
access: Write
|
access: Write
|
||||||
fieldset: SHIFTR
|
fieldset: SHIFTR
|
||||||
- name: TSTR
|
- name: TSTR
|
||||||
description: timestamp time register
|
description: Timestamp time register
|
||||||
byte_offset: 48
|
byte_offset: 48
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: TSTR
|
fieldset: TSTR
|
||||||
- name: TSDR
|
- name: TSDR
|
||||||
description: timestamp date register
|
description: Timestamp date register
|
||||||
byte_offset: 52
|
byte_offset: 52
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: TSDR
|
fieldset: TSDR
|
||||||
- name: TSSSR
|
- name: TSSSR
|
||||||
description: time-stamp sub second register
|
description: Timestamp sub second register
|
||||||
byte_offset: 56
|
byte_offset: 56
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: TSSSR
|
fieldset: TSSSR
|
||||||
- name: CALR
|
- name: CALR
|
||||||
description: calibration register
|
description: Calibration register
|
||||||
byte_offset: 60
|
byte_offset: 60
|
||||||
fieldset: CALR
|
fieldset: CALR
|
||||||
- name: TAFCR
|
- name: TAFCR
|
||||||
description: "tamper and alternate function configuration register"
|
description: Tamper and alternate function configuration register
|
||||||
byte_offset: 64
|
byte_offset: 64
|
||||||
fieldset: TAFCR
|
fieldset: TAFCR
|
||||||
- name: ALRMASSR
|
- name: ALRMSSR
|
||||||
description: alarm A sub second register
|
description: Alarm sub second register
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 4
|
||||||
byte_offset: 68
|
byte_offset: 68
|
||||||
fieldset: ALRMASSR
|
fieldset: ALRMSSR
|
||||||
- name: BKPR
|
- name: BKPR
|
||||||
description: backup register
|
description: Backup register
|
||||||
array:
|
array:
|
||||||
len: 5
|
len: 5
|
||||||
stride: 4
|
stride: 4
|
||||||
byte_offset: 80
|
byte_offset: 80
|
||||||
fieldset: BKPR
|
fieldset: BKPR
|
||||||
fieldset/ALRMAR:
|
fieldset/ALRMR:
|
||||||
description: alarm A register
|
description: Alarm register
|
||||||
fields:
|
fields:
|
||||||
- name: SU
|
- name: SU
|
||||||
description: "Second units in BCD format."
|
description: Second units in BCD format
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: ST
|
- name: ST
|
||||||
description: Second tens in BCD format.
|
description: Second tens in BCD format
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: MSK1
|
- name: MSK1
|
||||||
description: Alarm A seconds mask
|
description: Alarm seconds mask
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
- name: MNU
|
- name: MNU
|
||||||
description: "Minute units in BCD format."
|
description: Minute units in BCD format
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: MNT
|
- name: MNT
|
||||||
description: Minute tens in BCD format.
|
description: Minute tens in BCD format
|
||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: MSK2
|
- name: MSK2
|
||||||
description: Alarm A minutes mask
|
description: Alarm minutes mask
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
- name: HU
|
- name: HU
|
||||||
description: Hour units in BCD format.
|
description: Hour units in BCD format
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: HT
|
- name: HT
|
||||||
description: Hour tens in BCD format.
|
description: Hour tens in BCD format
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
- name: PM
|
- name: PM
|
||||||
description: AM/PM notation
|
description: AM/PM notation
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_PM
|
||||||
- name: MSK3
|
- name: MSK3
|
||||||
description: Alarm A hours mask
|
description: Alarm hours mask
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
- name: DU
|
- name: DU
|
||||||
description: "Date units or day in BCD format."
|
description: Date units or day in BCD format
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: DT
|
- name: DT
|
||||||
description: Date tens in BCD format.
|
description: Date tens in BCD format
|
||||||
bit_offset: 28
|
bit_offset: 28
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
- name: WDSEL
|
- name: WDSEL
|
||||||
description: Week day selection
|
description: Week day selection
|
||||||
bit_offset: 30
|
bit_offset: 30
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_WDSEL
|
||||||
- name: MSK4
|
- name: MSK4
|
||||||
description: Alarm A date mask
|
description: Alarm date mask
|
||||||
bit_offset: 31
|
bit_offset: 31
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/ALRMASSR:
|
enum: ALRMR_MSK
|
||||||
description: alarm A sub second register
|
fieldset/ALRMSSR:
|
||||||
|
description: Alarm sub second register
|
||||||
fields:
|
fields:
|
||||||
- name: SS
|
- name: SS
|
||||||
description: Sub seconds value
|
description: Sub seconds value
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: MASKSS
|
- name: MASKSS
|
||||||
description: "Mask the most-significant bits starting at this bit"
|
description: Mask the most-significant bits starting at this bit
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
fieldset/BKPR:
|
fieldset/BKPR:
|
||||||
description: backup register
|
description: Backup register
|
||||||
fields:
|
fields:
|
||||||
- name: BKP
|
- name: BKP
|
||||||
description: BKP
|
description: BKP
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
fieldset/CALR:
|
fieldset/CALR:
|
||||||
description: calibration register
|
description: Calibration register
|
||||||
fields:
|
fields:
|
||||||
- name: CALM
|
- name: CALM
|
||||||
description: Calibration minus
|
description: Calibration minus
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 9
|
bit_size: 9
|
||||||
- name: CALW16
|
- name: CALW16
|
||||||
description: "Use a 16-second calibration cycle period"
|
description: Use a 16-second calibration cycle period
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: CALW16
|
||||||
- name: CALW8
|
- name: CALW8
|
||||||
description: "Use a 8-second calibration cycle period"
|
description: Use an 8-second calibration cycle period
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: CALW8
|
||||||
- name: CALP
|
- name: CALP
|
||||||
description: "Increase frequency of RTC by 488.5 ppm"
|
description: Increase frequency of RTC by 488.5 ppm
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: CALP
|
||||||
fieldset/CR:
|
fieldset/CR:
|
||||||
description: control register
|
description: Control register
|
||||||
fields:
|
fields:
|
||||||
- name: WUCKSEL
|
- name: WUCKSEL
|
||||||
description: Wakeup clock selection
|
description: Wakeup clock selection
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
|
enum: WUCKSEL
|
||||||
- name: TSEDGE
|
- name: TSEDGE
|
||||||
description: "Time-stamp event active edge"
|
description: Timestamp event active edge
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TSEDGE
|
||||||
- name: REFCKON
|
- name: REFCKON
|
||||||
description: "RTC_REFIN reference clock detection enable (50 or 60 Hz)"
|
description: Reference clock detection enable (50 or 60 Hz)
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: REFCKON
|
||||||
- name: BYPSHAD
|
- name: BYPSHAD
|
||||||
description: "Bypass the shadow registers"
|
description: Bypass the shadow registers
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: FMT
|
- name: FMT
|
||||||
description: Hour format
|
description: Hour format
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRAE
|
enum: FMT
|
||||||
description: Alarm A enable
|
- name: ALRE
|
||||||
|
description: Alarm enable
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 1
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: WUTE
|
- name: WUTE
|
||||||
@ -207,27 +229,30 @@ fieldset/CR:
|
|||||||
bit_offset: 10
|
bit_offset: 10
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TSE
|
- name: TSE
|
||||||
description: timestamp enable
|
description: Timestamp enable
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRAIE
|
- name: ALRIE
|
||||||
description: Alarm A interrupt enable
|
description: Alarm interrupt enable
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 1
|
||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: WUTIE
|
- name: WUTIE
|
||||||
description: "Wakeup timer interrupt enable"
|
description: Wakeup timer interrupt enable
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TSIE
|
- name: TSIE
|
||||||
description: "Time-stamp interrupt enable"
|
description: Timestamp interrupt enable
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ADD1H
|
- name: ADD1H
|
||||||
description: "Add 1 hour (summer time change)"
|
description: Add 1 hour (summer time change)
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: SUB1H
|
- name: SUB1H
|
||||||
description: "Subtract 1 hour (winter time change)"
|
description: Subtract 1 hour (winter time change)
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: BKP
|
- name: BKP
|
||||||
@ -235,23 +260,26 @@ fieldset/CR:
|
|||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: COSEL
|
- name: COSEL
|
||||||
description: "Calibration output selection"
|
description: Calibration output selection
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: COSEL
|
||||||
- name: POL
|
- name: POL
|
||||||
description: Output polarity
|
description: Output polarity
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: POL
|
||||||
- name: OSEL
|
- name: OSEL
|
||||||
description: Output selection
|
description: Output selection
|
||||||
bit_offset: 21
|
bit_offset: 21
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
|
enum: OSEL
|
||||||
- name: COE
|
- name: COE
|
||||||
description: Calibration output enable
|
description: Calibration output enable
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/DR:
|
fieldset/DR:
|
||||||
description: date register
|
description: Date register
|
||||||
fields:
|
fields:
|
||||||
- name: DU
|
- name: DU
|
||||||
description: Date units in BCD format
|
description: Date units in BCD format
|
||||||
@ -282,16 +310,21 @@ fieldset/DR:
|
|||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
fieldset/ISR:
|
fieldset/ISR:
|
||||||
description: "initialization and status register"
|
description: Initialization and status register
|
||||||
fields:
|
fields:
|
||||||
- name: ALRAWF
|
- name: ALRWF
|
||||||
description: Alarm A write flag
|
description: Alarm write flag
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 1
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: ALRWFR
|
||||||
- name: WUTWF
|
- name: WUTWF
|
||||||
description: Wakeup timer write flag
|
description: Wakeup timer write flag
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: WUTWFR
|
||||||
- name: SHPF
|
- name: SHPF
|
||||||
description: Shift operation pending
|
description: Shift operation pending
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
@ -300,66 +333,80 @@ fieldset/ISR:
|
|||||||
description: Initialization status flag
|
description: Initialization status flag
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: INITSR
|
||||||
- name: RSF
|
- name: RSF
|
||||||
description: "Registers synchronization flag"
|
description: Registers synchronization flag
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: RSFR
|
||||||
|
enum_write: RSFW
|
||||||
- name: INITF
|
- name: INITF
|
||||||
description: Initialization flag
|
description: Initialization flag
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: INITFR
|
||||||
- name: INIT
|
- name: INIT
|
||||||
description: Initialization mode
|
description: Initialization mode
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRAF
|
enum: INIT
|
||||||
description: Alarm A flag
|
- name: ALRF
|
||||||
|
description: Alarm flag
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 1
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: ALRFR
|
||||||
|
enum_write: ALRFW
|
||||||
- name: WUTF
|
- name: WUTF
|
||||||
description: Wakeup timer flag
|
description: Wakeup timer flag
|
||||||
bit_offset: 10
|
bit_offset: 10
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: WUTFR
|
||||||
|
enum_write: WUTFW
|
||||||
- name: TSF
|
- name: TSF
|
||||||
description: Time-stamp flag
|
description: Timestamp flag
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: TSFR
|
||||||
|
enum_write: TSFW
|
||||||
- name: TSOVF
|
- name: TSOVF
|
||||||
description: Time-stamp overflow flag
|
description: Timestamp overflow flag
|
||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP1F
|
enum_read: TSOVFR
|
||||||
description: RTC_TAMP1 detection flag
|
enum_write: TSOVFW
|
||||||
|
- name: TAMPF
|
||||||
|
description: Tamper detection flag
|
||||||
|
array:
|
||||||
|
len: 3
|
||||||
|
stride: 1
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP2F
|
enum_read: TAMPFR
|
||||||
description: RTC_TAMP2 detection flag
|
enum_write: TAMPFW
|
||||||
bit_offset: 14
|
|
||||||
bit_size: 1
|
|
||||||
- name: TAMP3F
|
|
||||||
description: RTC_TAMP3 detection flag
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
- name: RECALPF
|
- name: RECALPF
|
||||||
description: Recalibration pending Flag
|
description: Recalibration pending flag
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: RECALPFR
|
||||||
fieldset/PRER:
|
fieldset/PRER:
|
||||||
description: prescaler register
|
description: Prescaler register
|
||||||
fields:
|
fields:
|
||||||
- name: PREDIV_S
|
- name: PREDIV_S
|
||||||
description: "Synchronous prescaler factor"
|
description: Synchronous prescaler factor
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: PREDIV_A
|
- name: PREDIV_A
|
||||||
description: "Asynchronous prescaler factor"
|
description: Asynchronous prescaler factor
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 7
|
bit_size: 7
|
||||||
fieldset/SHIFTR:
|
fieldset/SHIFTR:
|
||||||
description: shift control register
|
description: Shift control register
|
||||||
fields:
|
fields:
|
||||||
- name: SUBFS
|
- name: SUBFS
|
||||||
description: "Subtract a fraction of a second"
|
description: Subtract a fraction of a second
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: ADD1S
|
- name: ADD1S
|
||||||
@ -367,89 +414,102 @@ fieldset/SHIFTR:
|
|||||||
bit_offset: 31
|
bit_offset: 31
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/SSR:
|
fieldset/SSR:
|
||||||
description: sub second register
|
description: Sub second register
|
||||||
fields:
|
fields:
|
||||||
- name: SS
|
- name: SS
|
||||||
description: Sub second value
|
description: Sub second value
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 16
|
bit_size: 16
|
||||||
fieldset/TAFCR:
|
fieldset/TAFCR:
|
||||||
description: "tamper and alternate function configuration register"
|
description: Tamper and alternate function configuration register
|
||||||
fields:
|
fields:
|
||||||
- name: TAMP1E
|
- name: TAMP1E
|
||||||
description: "RTC_TAMP1 input detection enable"
|
description: Tamper 1 detection enable
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP1TRG
|
- name: TAMP1TRG
|
||||||
description: "Active level for RTC_TAMP1 input"
|
description: Active level for tamper 1
|
||||||
bit_offset: 1
|
bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TAMPTRG
|
||||||
- name: TAMPIE
|
- name: TAMPIE
|
||||||
description: Tamper interrupt enable
|
description: Tamper interrupt enable
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP2E
|
- name: TAMP2E
|
||||||
description: "RTC_TAMP2 input detection enable"
|
description: Tamper 2 detection enable
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP2TRG
|
- name: TAMP2TRG
|
||||||
description: "Active level for RTC_TAMP2 input"
|
description: Active level for tamper 2
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TAMPTRG
|
||||||
- name: TAMP3E
|
- name: TAMP3E
|
||||||
description: "RTC_TAMP3 input detection enable"
|
description: Tamper 3 detection enable
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP3TRG
|
- name: TAMP3TRG
|
||||||
description: "Active level for RTC_TAMP3 input"
|
description: Active level for tamper 3
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TAMPTRG
|
||||||
- name: TAMPTS
|
- name: TAMPTS
|
||||||
description: "Activate timestamp on tamper detection event"
|
description: Activate timestamp on tamper detection event
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMPFREQ
|
- name: TAMPFREQ
|
||||||
description: Tamper sampling frequency
|
description: Tamper sampling frequency
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
|
enum: TAMPFREQ
|
||||||
- name: TAMPFLT
|
- name: TAMPFLT
|
||||||
description: RTC_TAMPx filter count
|
description: Tamper filter count
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
- name: TAMP_PRCH
|
enum: TAMPFLT
|
||||||
description: "RTC_TAMPx precharge duration"
|
- name: TAMPPRCH
|
||||||
|
description: Tamper precharge duration
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
- name: TAMP_PUDIS
|
enum: TAMPPRCH
|
||||||
description: RTC_TAMPx pull-up disable
|
- name: TAMPPUDIS
|
||||||
|
description: Tamper pull-up disable
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TAMPPUDIS
|
||||||
- name: PC13VALUE
|
- name: PC13VALUE
|
||||||
description: "RTC_ALARM output type/PC13 value"
|
description: RTC_ALARM output type/PC13 value
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: PCVALUE
|
||||||
- name: PC13MODE
|
- name: PC13MODE
|
||||||
description: PC13 mode
|
description: PC13 mode
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: PCMODE
|
||||||
- name: PC14VALUE
|
- name: PC14VALUE
|
||||||
description: PC14 value
|
description: PC14 value
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: PCVALUE
|
||||||
- name: PC14MODE
|
- name: PC14MODE
|
||||||
description: PC14 mode
|
description: PC14 mode
|
||||||
bit_offset: 21
|
bit_offset: 21
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: PCMODE
|
||||||
- name: PC15VALUE
|
- name: PC15VALUE
|
||||||
description: PC15 value
|
description: PC15 value
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: PCVALUE
|
||||||
- name: PC15MODE
|
- name: PC15MODE
|
||||||
description: PC15 mode
|
description: PC15 mode
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: PCMODE
|
||||||
fieldset/TR:
|
fieldset/TR:
|
||||||
description: time register
|
description: Time register
|
||||||
fields:
|
fields:
|
||||||
- name: SU
|
- name: SU
|
||||||
description: Second units in BCD format
|
description: Second units in BCD format
|
||||||
@ -479,8 +539,9 @@ fieldset/TR:
|
|||||||
description: AM/PM notation
|
description: AM/PM notation
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: AMPM
|
||||||
fieldset/TSDR:
|
fieldset/TSDR:
|
||||||
description: timestamp date register
|
description: Timestamp date register
|
||||||
fields:
|
fields:
|
||||||
- name: DU
|
- name: DU
|
||||||
description: Date units in BCD format
|
description: Date units in BCD format
|
||||||
@ -503,54 +564,391 @@ fieldset/TSDR:
|
|||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
fieldset/TSSSR:
|
fieldset/TSSSR:
|
||||||
description: time-stamp sub second register
|
description: Timestamp sub second register
|
||||||
fields:
|
fields:
|
||||||
- name: SS
|
- name: SS
|
||||||
description: Sub second value
|
description: Sub second value
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 16
|
bit_size: 16
|
||||||
fieldset/TSTR:
|
fieldset/TSTR:
|
||||||
description: timestamp time register
|
description: Timestamp time register
|
||||||
fields:
|
fields:
|
||||||
- name: SU
|
- name: SU
|
||||||
description: "Second units in BCD format."
|
description: Second units in BCD format
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: ST
|
- name: ST
|
||||||
description: Second tens in BCD format.
|
description: Second tens in BCD format
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: MNU
|
- name: MNU
|
||||||
description: "Minute units in BCD format."
|
description: Minute units in BCD format
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: MNT
|
- name: MNT
|
||||||
description: Minute tens in BCD format.
|
description: Minute tens in BCD format
|
||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: HU
|
- name: HU
|
||||||
description: Hour units in BCD format.
|
description: Hour units in BCD format
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: HT
|
- name: HT
|
||||||
description: Hour tens in BCD format.
|
description: Hour tens in BCD format
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
- name: PM
|
- name: PM
|
||||||
description: AM/PM notation
|
description: AM/PM notation
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: AMPM
|
||||||
fieldset/WPR:
|
fieldset/WPR:
|
||||||
description: write protection register
|
description: Write protection register
|
||||||
fields:
|
fields:
|
||||||
- name: KEY
|
- name: KEY
|
||||||
description: Write protection key
|
description: Write protection key
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 8
|
bit_size: 8
|
||||||
fieldset/WUTR:
|
fieldset/WUTR:
|
||||||
description: wakeup timer register
|
description: Wakeup timer register
|
||||||
fields:
|
fields:
|
||||||
- name: WUT
|
- name: WUT
|
||||||
description: Wakeup auto-reload value bits
|
description: Wakeup auto-reload value bits
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 16
|
bit_size: 16
|
||||||
|
enum/ALRFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Match
|
||||||
|
description: This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR)
|
||||||
|
value: 1
|
||||||
|
enum/ALRFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/ALRWFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: UpdateNotAllowed
|
||||||
|
description: Alarm update not allowed
|
||||||
|
value: 0
|
||||||
|
- name: UpdateAllowed
|
||||||
|
description: Alarm update allowed
|
||||||
|
value: 1
|
||||||
|
enum/ALRMR_MSK:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Mask
|
||||||
|
description: Alarm set if the date/day match
|
||||||
|
value: 0
|
||||||
|
- name: NotMask
|
||||||
|
description: Date/day don’t care in Alarm comparison
|
||||||
|
value: 1
|
||||||
|
enum/ALRMR_PM:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: AM
|
||||||
|
description: AM or 24-hour format
|
||||||
|
value: 0
|
||||||
|
- name: PM
|
||||||
|
description: PM
|
||||||
|
value: 1
|
||||||
|
enum/ALRMR_WDSEL:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: DateUnits
|
||||||
|
description: DU[3:0] represents the date units
|
||||||
|
value: 0
|
||||||
|
- name: WeekDay
|
||||||
|
description: DU[3:0] represents the week day. DT[1:0] is don’t care
|
||||||
|
value: 1
|
||||||
|
enum/CALP:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NoChange
|
||||||
|
description: No RTCCLK pulses are added
|
||||||
|
value: 0
|
||||||
|
- name: IncreaseFreq
|
||||||
|
description: One RTCCLK pulse is effectively inserted every 2^11 pulses (frequency increased by 488.5 ppm)
|
||||||
|
value: 1
|
||||||
|
enum/CALW16:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Sixteen_Second
|
||||||
|
description: When CALW16 is set to ‘1’, the 16-second calibration cycle period is selected.This bit must not be set to ‘1’ if CALW8=1
|
||||||
|
value: 1
|
||||||
|
enum/CALW8:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Eight_Second
|
||||||
|
description: When CALW8 is set to ‘1’, the 8-second calibration cycle period is selected
|
||||||
|
value: 1
|
||||||
|
enum/COSEL:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: CalFreq_512Hz
|
||||||
|
description: Calibration output is 512 Hz (with default prescaler setting)
|
||||||
|
value: 0
|
||||||
|
- name: CalFreq_1Hz
|
||||||
|
description: Calibration output is 1 Hz (with default prescaler setting)
|
||||||
|
value: 1
|
||||||
|
enum/FMT:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Twenty_Four_Hour
|
||||||
|
description: 24 hour/day format
|
||||||
|
value: 0
|
||||||
|
- name: AM_PM
|
||||||
|
description: AM/PM hour format
|
||||||
|
value: 1
|
||||||
|
enum/INIT:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: FreeRunningMode
|
||||||
|
description: Free running mode
|
||||||
|
value: 0
|
||||||
|
- name: InitMode
|
||||||
|
description: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.
|
||||||
|
value: 1
|
||||||
|
enum/INITFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotAllowed
|
||||||
|
description: Calendar registers update is not allowed
|
||||||
|
value: 0
|
||||||
|
- name: Allowed
|
||||||
|
description: Calendar registers update is allowed
|
||||||
|
value: 1
|
||||||
|
enum/INITSR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotInitalized
|
||||||
|
description: Calendar has not been initialized
|
||||||
|
value: 0
|
||||||
|
- name: Initalized
|
||||||
|
description: Calendar has been initialized
|
||||||
|
value: 1
|
||||||
|
enum/OSEL:
|
||||||
|
bit_size: 2
|
||||||
|
variants:
|
||||||
|
- name: Disabled
|
||||||
|
description: Output disabled
|
||||||
|
value: 0
|
||||||
|
- name: AlarmA
|
||||||
|
description: Alarm A output enabled
|
||||||
|
value: 1
|
||||||
|
- name: Wakeup
|
||||||
|
description: Wakeup output enabled
|
||||||
|
value: 3
|
||||||
|
enum/POL:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: High
|
||||||
|
description: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])
|
||||||
|
value: 0
|
||||||
|
- name: Low
|
||||||
|
description: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])
|
||||||
|
value: 1
|
||||||
|
enum/RECALPFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Pending
|
||||||
|
description: The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0
|
||||||
|
value: 1
|
||||||
|
enum/REFCKON:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Disabled
|
||||||
|
description: RTC_REFIN detection disabled
|
||||||
|
value: 0
|
||||||
|
- name: Enabled
|
||||||
|
description: RTC_REFIN detection enabled
|
||||||
|
value: 1
|
||||||
|
enum/RSFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotSynced
|
||||||
|
description: Calendar shadow registers not yet synchronized
|
||||||
|
value: 0
|
||||||
|
- name: Synced
|
||||||
|
description: Calendar shadow registers synchronized
|
||||||
|
value: 1
|
||||||
|
enum/RSFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/TAMPFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Tampered
|
||||||
|
description: This flag is set by hardware when a tamper detection event is detected on the RTC_TAMPx input
|
||||||
|
value: 1
|
||||||
|
enum/TAMPFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: Flag cleared by software writing 0
|
||||||
|
value: 0
|
||||||
|
enum/TAMPTRG:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: RisingEdge
|
||||||
|
description: "If TAMPFLT = 00: RTC_TAMPx input rising edge triggers a tamper detection event. If TAMPFLT ≠ 00: RTC_TAMPx input staying low triggers a tamper detection event."
|
||||||
|
value: 0
|
||||||
|
- name: FallingEdge
|
||||||
|
description: "If TAMPFLT = 00: RTC_TAMPx input staying high triggers a tamper detection event. If TAMPFLT ≠ 00: RTC_TAMPx input falling edge triggers a tamper detection event"
|
||||||
|
value: 1
|
||||||
|
enum/TAMPFLT:
|
||||||
|
bit_size: 2
|
||||||
|
variants:
|
||||||
|
- name: Immediate
|
||||||
|
description: Tamper event is activated on edge of RTC_TAMPx input transitions to the active level (no internal pull-up on RTC_TAMPx input)
|
||||||
|
value: 0
|
||||||
|
- name: Samples2
|
||||||
|
description: Tamper event is activated after 2 consecutive samples at the active level
|
||||||
|
value: 1
|
||||||
|
- name: Samples4
|
||||||
|
description: Tamper event is activated after 4 consecutive samples at the active level
|
||||||
|
value: 2
|
||||||
|
- name: Samples8
|
||||||
|
description: Tamper event is activated after 8 consecutive samples at the active level
|
||||||
|
value: 3
|
||||||
|
enum/TAMPFREQ:
|
||||||
|
bit_size: 3
|
||||||
|
variants:
|
||||||
|
- name: Div32768
|
||||||
|
description: RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 0
|
||||||
|
- name: Div16384
|
||||||
|
description: RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 1
|
||||||
|
- name: Div8192
|
||||||
|
description: RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 2
|
||||||
|
- name: Div4096
|
||||||
|
description: RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 3
|
||||||
|
- name: Div2048
|
||||||
|
description: RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 4
|
||||||
|
- name: Div1024
|
||||||
|
description: RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 5
|
||||||
|
- name: Div512
|
||||||
|
description: RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 6
|
||||||
|
- name: Div256
|
||||||
|
description: RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)
|
||||||
|
value: 7
|
||||||
|
enum/TAMPPRCH:
|
||||||
|
bit_size: 2
|
||||||
|
variants:
|
||||||
|
- name: Cycles1
|
||||||
|
description: 1 RTCCLK cycle
|
||||||
|
value: 0
|
||||||
|
- name: Cycles2
|
||||||
|
description: 2 RTCCLK cycles
|
||||||
|
value: 1
|
||||||
|
- name: Cycles4
|
||||||
|
description: 4 RTCCLK cycles
|
||||||
|
value: 2
|
||||||
|
- name: Cycles8
|
||||||
|
description: 8 RTCCLK cycles
|
||||||
|
value: 3
|
||||||
|
enum/TAMPPUDIS:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Enabled
|
||||||
|
description: Precharge RTC_TAMPx pins before sampling (enable internal pull-up)
|
||||||
|
value: 0
|
||||||
|
- name: Disabled
|
||||||
|
description: Disable precharge of RTC_TAMPx pins
|
||||||
|
value: 1
|
||||||
|
enum/AMPM:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: AM
|
||||||
|
description: AM or 24-hour format
|
||||||
|
value: 0
|
||||||
|
- name: PM
|
||||||
|
description: PM
|
||||||
|
value: 1
|
||||||
|
enum/TSEDGE:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: RisingEdge
|
||||||
|
description: RTC_TS input rising edge generates a time-stamp event
|
||||||
|
value: 0
|
||||||
|
- name: FallingEdge
|
||||||
|
description: RTC_TS input falling edge generates a time-stamp event
|
||||||
|
value: 1
|
||||||
|
enum/TSFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: TimestampEvent
|
||||||
|
description: This flag is set by hardware when a time-stamp event occurs
|
||||||
|
value: 1
|
||||||
|
enum/TSFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/TSOVFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Overflow
|
||||||
|
description: This flag is set by hardware when a timestamp event occurs while TSF is already set
|
||||||
|
value: 1
|
||||||
|
enum/TSOVFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/WUCKSEL:
|
||||||
|
bit_size: 3
|
||||||
|
variants:
|
||||||
|
- name: Div16
|
||||||
|
description: RTC/16 clock is selected
|
||||||
|
value: 0
|
||||||
|
- name: Div8
|
||||||
|
description: RTC/8 clock is selected
|
||||||
|
value: 1
|
||||||
|
- name: Div4
|
||||||
|
description: RTC/4 clock is selected
|
||||||
|
value: 2
|
||||||
|
- name: Div2
|
||||||
|
description: RTC/2 clock is selected
|
||||||
|
value: 3
|
||||||
|
- name: ClockSpare
|
||||||
|
description: ck_spre (usually 1 Hz) clock is selected
|
||||||
|
value: 4
|
||||||
|
- name: ClockSpareWithOffset
|
||||||
|
description: ck_spre (usually 1 Hz) clock is selected and 2^16 is added to the WUT counter value
|
||||||
|
value: 6
|
||||||
|
enum/WUTFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Zero
|
||||||
|
description: This flag is set by hardware when the wakeup auto-reload counter reaches 0
|
||||||
|
value: 1
|
||||||
|
enum/WUTFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/WUTWFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: UpdateNotAllowed
|
||||||
|
description: Wakeup timer configuration update not allowed
|
||||||
|
value: 0
|
||||||
|
- name: UpdateAllowed
|
||||||
|
description: Wakeup timer configuration update allowed
|
||||||
|
value: 1
|
||||||
|
@ -3,69 +3,68 @@ block/RTC:
|
|||||||
description: Real-time clock
|
description: Real-time clock
|
||||||
items:
|
items:
|
||||||
- name: TR
|
- name: TR
|
||||||
description: time register
|
description: Time register
|
||||||
byte_offset: 0
|
byte_offset: 0
|
||||||
fieldset: TR
|
fieldset: TR
|
||||||
- name: DR
|
- name: DR
|
||||||
description: date register
|
description: Date register
|
||||||
byte_offset: 4
|
byte_offset: 4
|
||||||
fieldset: DR
|
fieldset: DR
|
||||||
- name: CR
|
- name: CR
|
||||||
description: control register
|
description: Control register
|
||||||
byte_offset: 8
|
byte_offset: 8
|
||||||
fieldset: CR
|
fieldset: CR
|
||||||
- name: ISR
|
- name: ISR
|
||||||
description: "initialization and status register"
|
description: Initialization and status register
|
||||||
byte_offset: 12
|
byte_offset: 12
|
||||||
fieldset: ISR
|
fieldset: ISR
|
||||||
- name: PRER
|
- name: PRER
|
||||||
description: prescaler register
|
description: Prescaler register
|
||||||
byte_offset: 16
|
byte_offset: 16
|
||||||
fieldset: PRER
|
fieldset: PRER
|
||||||
- name: WUTR
|
- name: WUTR
|
||||||
description: wakeup timer register
|
description: Wakeup timer register
|
||||||
byte_offset: 20
|
byte_offset: 20
|
||||||
fieldset: WUTR
|
fieldset: WUTR
|
||||||
- name: CALIBR
|
- name: CALIBR
|
||||||
description: calibration register
|
description: Calibration register
|
||||||
byte_offset: 24
|
byte_offset: 24
|
||||||
fieldset: CALIBR
|
fieldset: CALIBR
|
||||||
- name: ALRMAR
|
- name: ALRMR
|
||||||
description: alarm A register
|
description: Alarm register
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 4
|
||||||
byte_offset: 28
|
byte_offset: 28
|
||||||
fieldset: ALRMAR
|
fieldset: ALRMR
|
||||||
- name: ALRMBR
|
|
||||||
description: alarm B register
|
|
||||||
byte_offset: 32
|
|
||||||
fieldset: ALRMBR
|
|
||||||
- name: WPR
|
- name: WPR
|
||||||
description: write protection register
|
description: Write protection register
|
||||||
byte_offset: 36
|
byte_offset: 36
|
||||||
access: Write
|
access: Write
|
||||||
fieldset: WPR
|
fieldset: WPR
|
||||||
- name: TSTR
|
- name: TSTR
|
||||||
description: time stamp time register
|
description: Timestamp time register
|
||||||
byte_offset: 48
|
byte_offset: 48
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: TSTR
|
fieldset: TSTR
|
||||||
- name: TSDR
|
- name: TSDR
|
||||||
description: time stamp date register
|
description: Timestamp date register
|
||||||
byte_offset: 52
|
byte_offset: 52
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: TSDR
|
fieldset: TSDR
|
||||||
- name: TAFCR
|
- name: TAFCR
|
||||||
description: "tamper and alternate function configuration register"
|
description: Tamper and alternate function configuration register
|
||||||
byte_offset: 64
|
byte_offset: 64
|
||||||
fieldset: TAFCR
|
fieldset: TAFCR
|
||||||
- name: BKPR
|
- name: BKPR
|
||||||
description: backup register
|
description: Backup register
|
||||||
array:
|
array:
|
||||||
len: 20
|
len: 20
|
||||||
stride: 4
|
stride: 4
|
||||||
byte_offset: 80
|
byte_offset: 80
|
||||||
fieldset: BKPR
|
fieldset: BKPR
|
||||||
fieldset/ALRMAR:
|
fieldset/ALRMR:
|
||||||
description: alarm A register
|
description: Alarm register
|
||||||
fields:
|
fields:
|
||||||
- name: SU
|
- name: SU
|
||||||
description: Second units in BCD format
|
description: Second units in BCD format
|
||||||
@ -76,9 +75,10 @@ fieldset/ALRMAR:
|
|||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: MSK1
|
- name: MSK1
|
||||||
description: Alarm A seconds mask
|
description: Alarm seconds mask
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
- name: MNU
|
- name: MNU
|
||||||
description: Minute units in BCD format
|
description: Minute units in BCD format
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
@ -88,9 +88,10 @@ fieldset/ALRMAR:
|
|||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: MSK2
|
- name: MSK2
|
||||||
description: Alarm A minutes mask
|
description: Alarm minutes mask
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
- name: HU
|
- name: HU
|
||||||
description: Hour units in BCD format
|
description: Hour units in BCD format
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
@ -103,12 +104,14 @@ fieldset/ALRMAR:
|
|||||||
description: AM/PM notation
|
description: AM/PM notation
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_PM
|
||||||
- name: MSK3
|
- name: MSK3
|
||||||
description: Alarm A hours mask
|
description: Alarm hours mask
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
- name: DU
|
- name: DU
|
||||||
description: "Date units or day in BCD format"
|
description: Date units or day in BCD format
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: DT
|
- name: DT
|
||||||
@ -119,78 +122,21 @@ fieldset/ALRMAR:
|
|||||||
description: Week day selection
|
description: Week day selection
|
||||||
bit_offset: 30
|
bit_offset: 30
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_WDSEL
|
||||||
- name: MSK4
|
- name: MSK4
|
||||||
description: Alarm A date mask
|
description: Alarm date mask
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/ALRMBR:
|
|
||||||
description: alarm B register
|
|
||||||
fields:
|
|
||||||
- name: SU
|
|
||||||
description: Second units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: ST
|
|
||||||
description: Second tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 3
|
|
||||||
- name: MSK1
|
|
||||||
description: Alarm B seconds mask
|
|
||||||
bit_offset: 7
|
|
||||||
bit_size: 1
|
|
||||||
- name: MNU
|
|
||||||
description: Minute units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MNT
|
|
||||||
description: Minute tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 3
|
|
||||||
- name: MSK2
|
|
||||||
description: Alarm B minutes mask
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
- name: HU
|
|
||||||
description: Hour units in BCD format
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 4
|
|
||||||
- name: HT
|
|
||||||
description: Hour tens in BCD format
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 2
|
|
||||||
- name: PM
|
|
||||||
description: AM/PM notation
|
|
||||||
bit_offset: 22
|
|
||||||
bit_size: 1
|
|
||||||
- name: MSK3
|
|
||||||
description: Alarm B hours mask
|
|
||||||
bit_offset: 23
|
|
||||||
bit_size: 1
|
|
||||||
- name: DU
|
|
||||||
description: "Date units or day in BCD format"
|
|
||||||
bit_offset: 24
|
|
||||||
bit_size: 4
|
|
||||||
- name: DT
|
|
||||||
description: Date tens in BCD format
|
|
||||||
bit_offset: 28
|
|
||||||
bit_size: 2
|
|
||||||
- name: WDSEL
|
|
||||||
description: Week day selection
|
|
||||||
bit_offset: 30
|
|
||||||
bit_size: 1
|
|
||||||
- name: MSK4
|
|
||||||
description: Alarm B date mask
|
|
||||||
bit_offset: 31
|
bit_offset: 31
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: ALRMR_MSK
|
||||||
fieldset/BKPR:
|
fieldset/BKPR:
|
||||||
description: backup register
|
description: Backup register
|
||||||
fields:
|
fields:
|
||||||
- name: BKP
|
- name: BKP
|
||||||
description: BKP
|
description: BKP
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 32
|
bit_size: 32
|
||||||
fieldset/CALIBR:
|
fieldset/CALIBR:
|
||||||
description: calibration register
|
description: Calibration register
|
||||||
fields:
|
fields:
|
||||||
- name: DC
|
- name: DC
|
||||||
description: Digital calibration
|
description: Digital calibration
|
||||||
@ -201,36 +147,38 @@ fieldset/CALIBR:
|
|||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/CR:
|
fieldset/CR:
|
||||||
description: control register
|
description: Control register
|
||||||
fields:
|
fields:
|
||||||
- name: WUCKSEL
|
- name: WUCKSEL
|
||||||
description: Wakeup clock selection
|
description: Wakeup clock selection
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
|
enum: WUCKSEL
|
||||||
- name: TSEDGE
|
- name: TSEDGE
|
||||||
description: "Time-stamp event active edge"
|
description: Timestamp event active edge
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TSEDGE
|
||||||
- name: REFCKON
|
- name: REFCKON
|
||||||
description: "Reference clock detection enable (50 or 60 Hz)"
|
description: Reference clock detection enable (50 or 60 Hz)
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: REFCKON
|
||||||
- name: FMT
|
- name: FMT
|
||||||
description: Hour format
|
description: Hour format
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: DCE
|
- name: DCE
|
||||||
description: "Coarse digital calibration enable"
|
description: Coarse digital calibration enable
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRAE
|
- name: ALRE
|
||||||
description: Alarm A enable
|
description: Alarm enable
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRBE
|
|
||||||
description: Alarm B enable
|
|
||||||
bit_offset: 9
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTE
|
- name: WUTE
|
||||||
description: Wakeup timer enable
|
description: Wakeup timer enable
|
||||||
bit_offset: 10
|
bit_offset: 10
|
||||||
@ -239,28 +187,27 @@ fieldset/CR:
|
|||||||
description: Timestamp enable
|
description: Timestamp enable
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRAIE
|
- name: ALRIE
|
||||||
description: Alarm A interrupt enable
|
description: Alarm interrupt enable
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRBIE
|
|
||||||
description: Alarm B interrupt enable
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTIE
|
- name: WUTIE
|
||||||
description: "Wakeup timer interrupt enable"
|
description: Wakeup timer interrupt enable
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TSIE
|
- name: TSIE
|
||||||
description: "Time-stamp interrupt enable"
|
description: Timestamp interrupt enable
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ADD1H
|
- name: ADD1H
|
||||||
description: "Add 1 hour (summer time change)"
|
description: Add 1 hour (summer time change)
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: SUB1H
|
- name: SUB1H
|
||||||
description: "Subtract 1 hour (winter time change)"
|
description: Subtract 1 hour (winter time change)
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: BKP
|
- name: BKP
|
||||||
@ -271,16 +218,18 @@ fieldset/CR:
|
|||||||
description: Output polarity
|
description: Output polarity
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: POL
|
||||||
- name: OSEL
|
- name: OSEL
|
||||||
description: Output selection
|
description: Output selection
|
||||||
bit_offset: 21
|
bit_offset: 21
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
|
enum: OSEL
|
||||||
- name: COE
|
- name: COE
|
||||||
description: Calibration output enable
|
description: Calibration output enable
|
||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/DR:
|
fieldset/DR:
|
||||||
description: date register
|
description: Date register
|
||||||
fields:
|
fields:
|
||||||
- name: DU
|
- name: DU
|
||||||
description: Date units in BCD format
|
description: Date units in BCD format
|
||||||
@ -311,73 +260,91 @@ fieldset/DR:
|
|||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
fieldset/ISR:
|
fieldset/ISR:
|
||||||
description: "initialization and status register"
|
description: Initialization and status register
|
||||||
fields:
|
fields:
|
||||||
- name: ALRAWF
|
- name: ALRWF
|
||||||
description: Alarm A write flag
|
description: Alarm write flag
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRBWF
|
enum_read: ALRWFR
|
||||||
description: Alarm B write flag
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTWF
|
- name: WUTWF
|
||||||
description: Wakeup timer write flag
|
description: Wakeup timer write flag
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: WUTWFR
|
||||||
- name: INITS
|
- name: INITS
|
||||||
description: Initialization status flag
|
description: Initialization status flag
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: INITSR
|
||||||
- name: RSF
|
- name: RSF
|
||||||
description: "Registers synchronization flag"
|
description: Registers synchronization flag
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: RSFR
|
||||||
|
enum_write: RSFW
|
||||||
- name: INITF
|
- name: INITF
|
||||||
description: Initialization flag
|
description: Initialization flag
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: INITFR
|
||||||
- name: INIT
|
- name: INIT
|
||||||
description: Initialization mode
|
description: Initialization mode
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRAF
|
enum: INIT
|
||||||
description: Alarm A flag
|
- name: ALRF
|
||||||
|
description: Alarm flag
|
||||||
|
array:
|
||||||
|
len: 2
|
||||||
|
stride: 1
|
||||||
bit_offset: 8
|
bit_offset: 8
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALRBF
|
enum_read: ALRFR
|
||||||
description: Alarm B flag
|
enum_write: ALRFW
|
||||||
bit_offset: 9
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTF
|
- name: WUTF
|
||||||
description: Wakeup timer flag
|
description: Wakeup timer flag
|
||||||
bit_offset: 10
|
bit_offset: 10
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: WUTFR
|
||||||
|
enum_write: WUTFW
|
||||||
- name: TSF
|
- name: TSF
|
||||||
description: Time-stamp flag
|
description: Timestamp flag
|
||||||
bit_offset: 11
|
bit_offset: 11
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: TSFR
|
||||||
|
enum_write: TSFW
|
||||||
- name: TSOVF
|
- name: TSOVF
|
||||||
description: Time-stamp overflow flag
|
description: Timestamp overflow flag
|
||||||
bit_offset: 12
|
bit_offset: 12
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP1F
|
enum_read: TSOVFR
|
||||||
|
enum_write: TSOVFW
|
||||||
|
- name: TAMPF
|
||||||
description: Tamper detection flag
|
description: Tamper detection flag
|
||||||
|
array:
|
||||||
|
len: 1
|
||||||
|
stride: 1
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum_read: TAMPFR
|
||||||
|
enum_write: TAMPFW
|
||||||
fieldset/PRER:
|
fieldset/PRER:
|
||||||
description: prescaler register
|
description: Prescaler register
|
||||||
fields:
|
fields:
|
||||||
- name: PREDIV_S
|
- name: PREDIV_S
|
||||||
description: "Synchronous prescaler factor"
|
description: Synchronous prescaler factor
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 13
|
bit_size: 15
|
||||||
- name: PREDIV_A
|
- name: PREDIV_A
|
||||||
description: "Asynchronous prescaler factor"
|
description: Asynchronous prescaler factor
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 7
|
bit_size: 7
|
||||||
fieldset/TAFCR:
|
fieldset/TAFCR:
|
||||||
description: "tamper and alternate function configuration register"
|
description: Tamper and alternate function configuration register
|
||||||
fields:
|
fields:
|
||||||
- name: TAMP1E
|
- name: TAMP1E
|
||||||
description: Tamper 1 detection enable
|
description: Tamper 1 detection enable
|
||||||
@ -387,16 +354,17 @@ fieldset/TAFCR:
|
|||||||
description: Active level for tamper 1
|
description: Active level for tamper 1
|
||||||
bit_offset: 1
|
bit_offset: 1
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: TAMPTRG
|
||||||
- name: TAMPIE
|
- name: TAMPIE
|
||||||
description: Tamper interrupt enable
|
description: Tamper interrupt enable
|
||||||
bit_offset: 2
|
bit_offset: 2
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMP1INSEL
|
- name: TAMP1INSEL
|
||||||
description: TAMPER1 mapping
|
description: Tamper 1 mapping
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TSINSEL
|
- name: TSINSEL
|
||||||
description: TIMESTAMP mapping
|
description: Timestamp mapping
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ALARMOUTTYPE
|
- name: ALARMOUTTYPE
|
||||||
@ -404,7 +372,7 @@ fieldset/TAFCR:
|
|||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/TR:
|
fieldset/TR:
|
||||||
description: time register
|
description: Time register
|
||||||
fields:
|
fields:
|
||||||
- name: SU
|
- name: SU
|
||||||
description: Second units in BCD format
|
description: Second units in BCD format
|
||||||
@ -434,8 +402,9 @@ fieldset/TR:
|
|||||||
description: AM/PM notation
|
description: AM/PM notation
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: AMPM
|
||||||
fieldset/TSDR:
|
fieldset/TSDR:
|
||||||
description: time stamp date register
|
description: Timestamp date register
|
||||||
fields:
|
fields:
|
||||||
- name: DU
|
- name: DU
|
||||||
description: Date units in BCD format
|
description: Date units in BCD format
|
||||||
@ -458,7 +427,7 @@ fieldset/TSDR:
|
|||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
fieldset/TSTR:
|
fieldset/TSTR:
|
||||||
description: time stamp time register
|
description: Timestamp time register
|
||||||
fields:
|
fields:
|
||||||
- name: SU
|
- name: SU
|
||||||
description: Second units in BCD format
|
description: Second units in BCD format
|
||||||
@ -488,17 +457,276 @@ fieldset/TSTR:
|
|||||||
description: AM/PM notation
|
description: AM/PM notation
|
||||||
bit_offset: 22
|
bit_offset: 22
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
|
enum: AMPM
|
||||||
fieldset/WPR:
|
fieldset/WPR:
|
||||||
description: write protection register
|
description: Write protection register
|
||||||
fields:
|
fields:
|
||||||
- name: KEY
|
- name: KEY
|
||||||
description: Write protection key
|
description: Write protection key
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 8
|
bit_size: 8
|
||||||
fieldset/WUTR:
|
fieldset/WUTR:
|
||||||
description: wakeup timer register
|
description: Wakeup timer register
|
||||||
fields:
|
fields:
|
||||||
- name: WUT
|
- name: WUT
|
||||||
description: "Wakeup auto-reload value bits"
|
description: Wakeup auto-reload value bits
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 16
|
bit_size: 16
|
||||||
|
enum/ALRFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Match
|
||||||
|
description: This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR)
|
||||||
|
value: 1
|
||||||
|
enum/ALRFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/ALRWFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: UpdateNotAllowed
|
||||||
|
description: Alarm update not allowed
|
||||||
|
value: 0
|
||||||
|
- name: UpdateAllowed
|
||||||
|
description: Alarm update allowed
|
||||||
|
value: 1
|
||||||
|
enum/ALRMR_MSK:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Mask
|
||||||
|
description: Alarm set if the date/day match
|
||||||
|
value: 0
|
||||||
|
- name: NotMask
|
||||||
|
description: Date/day don’t care in Alarm comparison
|
||||||
|
value: 1
|
||||||
|
enum/ALRMR_PM:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: AM
|
||||||
|
description: AM or 24-hour format
|
||||||
|
value: 0
|
||||||
|
- name: PM
|
||||||
|
description: PM
|
||||||
|
value: 1
|
||||||
|
enum/ALRMR_WDSEL:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: DateUnits
|
||||||
|
description: DU[3:0] represents the date units
|
||||||
|
value: 0
|
||||||
|
- name: WeekDay
|
||||||
|
description: DU[3:0] represents the week day. DT[1:0] is don’t care
|
||||||
|
value: 1
|
||||||
|
enum/CALP:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NoChange
|
||||||
|
description: No RTCCLK pulses are added
|
||||||
|
value: 0
|
||||||
|
- name: IncreaseFreq
|
||||||
|
description: One RTCCLK pulse is effectively inserted every 2^11 pulses (frequency increased by 488.5 ppm)
|
||||||
|
value: 1
|
||||||
|
enum/CALW16:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Sixteen_Second
|
||||||
|
description: When CALW16 is set to ‘1’, the 16-second calibration cycle period is selected.This bit must not be set to ‘1’ if CALW8=1
|
||||||
|
value: 1
|
||||||
|
enum/CALW8:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Eight_Second
|
||||||
|
description: When CALW8 is set to ‘1’, the 8-second calibration cycle period is selected
|
||||||
|
value: 1
|
||||||
|
enum/FMT:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Twenty_Four_Hour
|
||||||
|
description: 24 hour/day format
|
||||||
|
value: 0
|
||||||
|
- name: AM_PM
|
||||||
|
description: AM/PM hour format
|
||||||
|
value: 1
|
||||||
|
enum/INIT:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: FreeRunningMode
|
||||||
|
description: Free running mode
|
||||||
|
value: 0
|
||||||
|
- name: InitMode
|
||||||
|
description: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.
|
||||||
|
value: 1
|
||||||
|
enum/INITFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotAllowed
|
||||||
|
description: Calendar registers update is not allowed
|
||||||
|
value: 0
|
||||||
|
- name: Allowed
|
||||||
|
description: Calendar registers update is allowed
|
||||||
|
value: 1
|
||||||
|
enum/INITSR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotInitalized
|
||||||
|
description: Calendar has not been initialized
|
||||||
|
value: 0
|
||||||
|
- name: Initalized
|
||||||
|
description: Calendar has been initialized
|
||||||
|
value: 1
|
||||||
|
enum/OSEL:
|
||||||
|
bit_size: 2
|
||||||
|
variants:
|
||||||
|
- name: Disabled
|
||||||
|
description: Output disabled
|
||||||
|
value: 0
|
||||||
|
- name: AlarmA
|
||||||
|
description: Alarm A output enabled
|
||||||
|
value: 1
|
||||||
|
- name: AlarmB
|
||||||
|
description: Alarm B output enabled
|
||||||
|
value: 2
|
||||||
|
- name: Wakeup
|
||||||
|
description: Wakeup output enabled
|
||||||
|
value: 3
|
||||||
|
enum/POL:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: High
|
||||||
|
description: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])
|
||||||
|
value: 0
|
||||||
|
- name: Low
|
||||||
|
description: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])
|
||||||
|
value: 1
|
||||||
|
enum/REFCKON:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Disabled
|
||||||
|
description: RTC_REFIN detection disabled
|
||||||
|
value: 0
|
||||||
|
- name: Enabled
|
||||||
|
description: RTC_REFIN detection enabled
|
||||||
|
value: 1
|
||||||
|
enum/RSFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: NotSynced
|
||||||
|
description: Calendar shadow registers not yet synchronized
|
||||||
|
value: 0
|
||||||
|
- name: Synced
|
||||||
|
description: Calendar shadow registers synchronized
|
||||||
|
value: 1
|
||||||
|
enum/RSFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/TAMPFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Tampered
|
||||||
|
description: This flag is set by hardware when a tamper detection event is detected on the RTC_TAMPx input
|
||||||
|
value: 1
|
||||||
|
enum/TAMPFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: Flag cleared by software writing 0
|
||||||
|
value: 0
|
||||||
|
enum/TAMPTRG:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: RisingEdge
|
||||||
|
description: "If TAMPFLT = 00: RTC_TAMPx input rising edge triggers a tamper detection event. If TAMPFLT ≠ 00: RTC_TAMPx input staying low triggers a tamper detection event."
|
||||||
|
value: 0
|
||||||
|
- name: FallingEdge
|
||||||
|
description: "If TAMPFLT = 00: RTC_TAMPx input staying high triggers a tamper detection event. If TAMPFLT ≠ 00: RTC_TAMPx input falling edge triggers a tamper detection event"
|
||||||
|
value: 1
|
||||||
|
enum/AMPM:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: AM
|
||||||
|
description: AM or 24-hour format
|
||||||
|
value: 0
|
||||||
|
- name: PM
|
||||||
|
description: PM
|
||||||
|
value: 1
|
||||||
|
enum/TSEDGE:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: RisingEdge
|
||||||
|
description: RTC_TS input rising edge generates a time-stamp event
|
||||||
|
value: 0
|
||||||
|
- name: FallingEdge
|
||||||
|
description: RTC_TS input falling edge generates a time-stamp event
|
||||||
|
value: 1
|
||||||
|
enum/TSFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: TimestampEvent
|
||||||
|
description: This flag is set by hardware when a time-stamp event occurs
|
||||||
|
value: 1
|
||||||
|
enum/TSFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/TSOVFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Overflow
|
||||||
|
description: This flag is set by hardware when a timestamp event occurs while TSF is already set
|
||||||
|
value: 1
|
||||||
|
enum/TSOVFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/WUCKSEL:
|
||||||
|
bit_size: 3
|
||||||
|
variants:
|
||||||
|
- name: Div16
|
||||||
|
description: RTC/16 clock is selected
|
||||||
|
value: 0
|
||||||
|
- name: Div8
|
||||||
|
description: RTC/8 clock is selected
|
||||||
|
value: 1
|
||||||
|
- name: Div4
|
||||||
|
description: RTC/4 clock is selected
|
||||||
|
value: 2
|
||||||
|
- name: Div2
|
||||||
|
description: RTC/2 clock is selected
|
||||||
|
value: 3
|
||||||
|
- name: ClockSpare
|
||||||
|
description: ck_spre (usually 1 Hz) clock is selected
|
||||||
|
value: 4
|
||||||
|
- name: ClockSpareWithOffset
|
||||||
|
description: ck_spre (usually 1 Hz) clock is selected and 2^16 is added to the WUT counter value
|
||||||
|
value: 6
|
||||||
|
enum/WUTFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Zero
|
||||||
|
description: This flag is set by hardware when the wakeup auto-reload counter reaches 0
|
||||||
|
value: 1
|
||||||
|
enum/WUTFW:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: Clear
|
||||||
|
description: This flag is cleared by software by writing 0
|
||||||
|
value: 0
|
||||||
|
enum/WUTWFR:
|
||||||
|
bit_size: 1
|
||||||
|
variants:
|
||||||
|
- name: UpdateNotAllowed
|
||||||
|
description: Wakeup timer configuration update not allowed
|
||||||
|
value: 0
|
||||||
|
- name: UpdateAllowed
|
||||||
|
description: Wakeup timer configuration update allowed
|
||||||
|
value: 1
|
||||||
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -1,813 +0,0 @@
|
|||||||
---
|
|
||||||
block/RTC:
|
|
||||||
description: Real-time clock
|
|
||||||
items:
|
|
||||||
- name: TR
|
|
||||||
description: time register
|
|
||||||
byte_offset: 0
|
|
||||||
fieldset: TR
|
|
||||||
- name: DR
|
|
||||||
description: date register
|
|
||||||
byte_offset: 4
|
|
||||||
fieldset: DR
|
|
||||||
- name: SSR
|
|
||||||
description: RTC sub second register
|
|
||||||
byte_offset: 8
|
|
||||||
access: Read
|
|
||||||
fieldset: SSR
|
|
||||||
- name: ICSR
|
|
||||||
description: "RTC initialization control and status register"
|
|
||||||
byte_offset: 12
|
|
||||||
fieldset: ICSR
|
|
||||||
- name: PRER
|
|
||||||
description: prescaler register
|
|
||||||
byte_offset: 16
|
|
||||||
fieldset: PRER
|
|
||||||
- name: WUTR
|
|
||||||
description: wakeup timer register
|
|
||||||
byte_offset: 20
|
|
||||||
fieldset: WUTR
|
|
||||||
- name: CR
|
|
||||||
description: RTC control register
|
|
||||||
byte_offset: 24
|
|
||||||
fieldset: CR
|
|
||||||
- name: PRIVCR
|
|
||||||
description: "RTC privilege mode control register"
|
|
||||||
byte_offset: 28
|
|
||||||
fieldset: PRIVCR
|
|
||||||
- name: SECCFGR
|
|
||||||
description: "RTC secure mode control register"
|
|
||||||
byte_offset: 32
|
|
||||||
fieldset: SECCFGR
|
|
||||||
- name: WPR
|
|
||||||
description: write protection register
|
|
||||||
byte_offset: 36
|
|
||||||
access: Write
|
|
||||||
fieldset: WPR
|
|
||||||
- name: CALR
|
|
||||||
description: calibration register
|
|
||||||
byte_offset: 40
|
|
||||||
fieldset: CALR
|
|
||||||
- name: SHIFTR
|
|
||||||
description: shift control register
|
|
||||||
byte_offset: 44
|
|
||||||
access: Write
|
|
||||||
fieldset: SHIFTR
|
|
||||||
- name: TSTR
|
|
||||||
description: time stamp time register
|
|
||||||
byte_offset: 48
|
|
||||||
access: Read
|
|
||||||
fieldset: TSTR
|
|
||||||
- name: TSDR
|
|
||||||
description: time stamp date register
|
|
||||||
byte_offset: 52
|
|
||||||
access: Read
|
|
||||||
fieldset: TSDR
|
|
||||||
- name: TSSSR
|
|
||||||
description: timestamp sub second register
|
|
||||||
byte_offset: 56
|
|
||||||
access: Read
|
|
||||||
fieldset: TSSSR
|
|
||||||
- name: ALRMAR
|
|
||||||
description: alarm A register
|
|
||||||
byte_offset: 64
|
|
||||||
fieldset: ALRMAR
|
|
||||||
- name: ALRMASSR
|
|
||||||
description: alarm A sub second register
|
|
||||||
byte_offset: 68
|
|
||||||
fieldset: ALRMASSR
|
|
||||||
- name: ALRMBR
|
|
||||||
description: alarm B register
|
|
||||||
byte_offset: 72
|
|
||||||
fieldset: ALRMBR
|
|
||||||
- name: ALRMBSSR
|
|
||||||
description: alarm B sub second register
|
|
||||||
byte_offset: 76
|
|
||||||
fieldset: ALRMBSSR
|
|
||||||
- name: SR
|
|
||||||
description: RTC status register
|
|
||||||
byte_offset: 80
|
|
||||||
access: Read
|
|
||||||
fieldset: SR
|
|
||||||
- name: MISR
|
|
||||||
description: "RTC non-secure masked interrupt status register"
|
|
||||||
byte_offset: 84
|
|
||||||
access: Read
|
|
||||||
fieldset: MISR
|
|
||||||
- name: SMISR
|
|
||||||
description: "RTC secure masked interrupt status register"
|
|
||||||
byte_offset: 88
|
|
||||||
access: Read
|
|
||||||
fieldset: SMISR
|
|
||||||
- name: SCR
|
|
||||||
description: RTC status clear register
|
|
||||||
byte_offset: 92
|
|
||||||
access: Write
|
|
||||||
fieldset: SCR
|
|
||||||
- name: ALRABINR
|
|
||||||
description: RTC alarm A binary mode register
|
|
||||||
byte_offset: 112
|
|
||||||
fieldset: ALRABINR
|
|
||||||
- name: ALRBBINR
|
|
||||||
description: RTC alarm B binary mode register
|
|
||||||
byte_offset: 116
|
|
||||||
fieldset: ALRBBINR
|
|
||||||
fieldset/ALRABINR:
|
|
||||||
description: RTC alarm A binary mode register
|
|
||||||
fields:
|
|
||||||
- name: SS
|
|
||||||
description: Synchronous counter alarm value in Binary mode
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 32
|
|
||||||
fieldset/ALRBBINR:
|
|
||||||
description: RTC alarm B binary mode register
|
|
||||||
fields:
|
|
||||||
- name: SS
|
|
||||||
description: Synchronous counter alarm value in Binary mode
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 32
|
|
||||||
fieldset/ALRMAR:
|
|
||||||
description: alarm A register
|
|
||||||
fields:
|
|
||||||
- name: SU
|
|
||||||
description: Second units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: ST
|
|
||||||
description: Second tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 3
|
|
||||||
- name: MSK1
|
|
||||||
description: Alarm A seconds mask
|
|
||||||
bit_offset: 7
|
|
||||||
bit_size: 1
|
|
||||||
- name: MNU
|
|
||||||
description: Minute units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MNT
|
|
||||||
description: Minute tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 3
|
|
||||||
- name: MSK2
|
|
||||||
description: Alarm A minutes mask
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
- name: HU
|
|
||||||
description: Hour units in BCD format
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 4
|
|
||||||
- name: HT
|
|
||||||
description: Hour tens in BCD format
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 2
|
|
||||||
- name: PM
|
|
||||||
description: AM/PM notation
|
|
||||||
bit_offset: 22
|
|
||||||
bit_size: 1
|
|
||||||
- name: MSK3
|
|
||||||
description: Alarm A hours mask
|
|
||||||
bit_offset: 23
|
|
||||||
bit_size: 1
|
|
||||||
- name: DU
|
|
||||||
description: "Date units or day in BCD format"
|
|
||||||
bit_offset: 24
|
|
||||||
bit_size: 4
|
|
||||||
- name: DT
|
|
||||||
description: Date tens in BCD format
|
|
||||||
bit_offset: 28
|
|
||||||
bit_size: 2
|
|
||||||
- name: WDSEL
|
|
||||||
description: Week day selection
|
|
||||||
bit_offset: 30
|
|
||||||
bit_size: 1
|
|
||||||
- name: MSK4
|
|
||||||
description: Alarm A date mask
|
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/ALRMASSR:
|
|
||||||
description: alarm A sub second register
|
|
||||||
fields:
|
|
||||||
- name: SS
|
|
||||||
description: Sub seconds value
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 15
|
|
||||||
- name: MASKSS
|
|
||||||
description: "Mask the most-significant bits starting at this bit"
|
|
||||||
bit_offset: 24
|
|
||||||
bit_size: 6
|
|
||||||
- name: SSCLR
|
|
||||||
description: SSCLR
|
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/ALRMBR:
|
|
||||||
description: alarm B register
|
|
||||||
fields:
|
|
||||||
- name: SU
|
|
||||||
description: Second units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: ST
|
|
||||||
description: Second tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 3
|
|
||||||
- name: MSK1
|
|
||||||
description: Alarm B seconds mask
|
|
||||||
bit_offset: 7
|
|
||||||
bit_size: 1
|
|
||||||
- name: MNU
|
|
||||||
description: Minute units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MNT
|
|
||||||
description: Minute tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 3
|
|
||||||
- name: MSK2
|
|
||||||
description: Alarm B minutes mask
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
- name: HU
|
|
||||||
description: Hour units in BCD format
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 4
|
|
||||||
- name: HT
|
|
||||||
description: Hour tens in BCD format
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 2
|
|
||||||
- name: PM
|
|
||||||
description: AM/PM notation
|
|
||||||
bit_offset: 22
|
|
||||||
bit_size: 1
|
|
||||||
- name: MSK3
|
|
||||||
description: Alarm B hours mask
|
|
||||||
bit_offset: 23
|
|
||||||
bit_size: 1
|
|
||||||
- name: DU
|
|
||||||
description: "Date units or day in BCD format"
|
|
||||||
bit_offset: 24
|
|
||||||
bit_size: 4
|
|
||||||
- name: DT
|
|
||||||
description: Date tens in BCD format
|
|
||||||
bit_offset: 28
|
|
||||||
bit_size: 2
|
|
||||||
- name: WDSEL
|
|
||||||
description: Week day selection
|
|
||||||
bit_offset: 30
|
|
||||||
bit_size: 1
|
|
||||||
- name: MSK4
|
|
||||||
description: Alarm B date mask
|
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/ALRMBSSR:
|
|
||||||
description: alarm B sub second register
|
|
||||||
fields:
|
|
||||||
- name: SS
|
|
||||||
description: Sub seconds value
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 15
|
|
||||||
- name: MASKSS
|
|
||||||
description: "Mask the most-significant bits starting at this bit"
|
|
||||||
bit_offset: 24
|
|
||||||
bit_size: 6
|
|
||||||
- name: SSCLR
|
|
||||||
description: SSCLR
|
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/CALR:
|
|
||||||
description: calibration register
|
|
||||||
fields:
|
|
||||||
- name: CALM
|
|
||||||
description: Calibration minus
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 9
|
|
||||||
- name: LPCAL
|
|
||||||
description: LPCAL
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 1
|
|
||||||
- name: CALW16
|
|
||||||
description: "Use a 16-second calibration cycle period"
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 1
|
|
||||||
- name: CALW8
|
|
||||||
description: "Use an 8-second calibration cycle period"
|
|
||||||
bit_offset: 14
|
|
||||||
bit_size: 1
|
|
||||||
- name: CALP
|
|
||||||
description: "Increase frequency of RTC by 488.5 ppm"
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/CR:
|
|
||||||
description: RTC control register
|
|
||||||
fields:
|
|
||||||
- name: WUCKSEL
|
|
||||||
description: WUCKSEL
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 3
|
|
||||||
- name: TSEDGE
|
|
||||||
description: TSEDGE
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: REFCKON
|
|
||||||
description: REFCKON
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
- name: BYPSHAD
|
|
||||||
description: BYPSHAD
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
- name: FMT
|
|
||||||
description: FMT
|
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 1
|
|
||||||
- name: SSRUIE
|
|
||||||
description: SSRUIE
|
|
||||||
bit_offset: 7
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRAE
|
|
||||||
description: ALRAE
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBE
|
|
||||||
description: ALRBE
|
|
||||||
bit_offset: 9
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTE
|
|
||||||
description: WUTE
|
|
||||||
bit_offset: 10
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSE
|
|
||||||
description: TSE
|
|
||||||
bit_offset: 11
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRAIE
|
|
||||||
description: ALRAIE
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBIE
|
|
||||||
description: ALRBIE
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTIE
|
|
||||||
description: WUTIE
|
|
||||||
bit_offset: 14
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSIE
|
|
||||||
description: TSIE
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
- name: ADD1H
|
|
||||||
description: ADD1H
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 1
|
|
||||||
- name: SUB1H
|
|
||||||
description: SUB1H
|
|
||||||
bit_offset: 17
|
|
||||||
bit_size: 1
|
|
||||||
- name: BKP
|
|
||||||
description: BKP
|
|
||||||
bit_offset: 18
|
|
||||||
bit_size: 1
|
|
||||||
- name: COSEL
|
|
||||||
description: COSEL
|
|
||||||
bit_offset: 19
|
|
||||||
bit_size: 1
|
|
||||||
- name: POL
|
|
||||||
description: POL
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 1
|
|
||||||
- name: OSEL
|
|
||||||
description: OSEL
|
|
||||||
bit_offset: 21
|
|
||||||
bit_size: 2
|
|
||||||
- name: COE
|
|
||||||
description: COE
|
|
||||||
bit_offset: 23
|
|
||||||
bit_size: 1
|
|
||||||
- name: ITSE
|
|
||||||
description: ITSE
|
|
||||||
bit_offset: 24
|
|
||||||
bit_size: 1
|
|
||||||
- name: TAMPTS
|
|
||||||
description: TAMPTS
|
|
||||||
bit_offset: 25
|
|
||||||
bit_size: 1
|
|
||||||
- name: TAMPOE
|
|
||||||
description: TAMPOE
|
|
||||||
bit_offset: 26
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRAFCLR
|
|
||||||
description: ALRAFCLR
|
|
||||||
bit_offset: 27
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBFCLR
|
|
||||||
description: ALRBFCLR
|
|
||||||
bit_offset: 28
|
|
||||||
bit_size: 1
|
|
||||||
- name: TAMPALRM_PU
|
|
||||||
description: TAMPALRM_PU
|
|
||||||
bit_offset: 29
|
|
||||||
bit_size: 1
|
|
||||||
- name: TAMPALRM_TYPE
|
|
||||||
description: TAMPALRM_TYPE
|
|
||||||
bit_offset: 30
|
|
||||||
bit_size: 1
|
|
||||||
- name: OUT2EN
|
|
||||||
description: OUT2EN
|
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/DR:
|
|
||||||
description: date register
|
|
||||||
fields:
|
|
||||||
- name: DU
|
|
||||||
description: Date units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: DT
|
|
||||||
description: Date tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 2
|
|
||||||
- name: MU
|
|
||||||
description: Month units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MT
|
|
||||||
description: Month tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 1
|
|
||||||
- name: WDU
|
|
||||||
description: Week day units
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 3
|
|
||||||
- name: YU
|
|
||||||
description: Year units in BCD format
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 4
|
|
||||||
- name: YT
|
|
||||||
description: Year tens in BCD format
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 4
|
|
||||||
fieldset/ICSR:
|
|
||||||
description: "RTC initialization control and status register"
|
|
||||||
fields:
|
|
||||||
- name: WUTWF
|
|
||||||
description: Wakeup timer write flag
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: SHPF
|
|
||||||
description: Shift operation pending
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: INITS
|
|
||||||
description: Initialization status flag
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
- name: RSF
|
|
||||||
description: "Registers synchronization flag"
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
- name: INITF
|
|
||||||
description: Initialization flag
|
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 1
|
|
||||||
- name: INIT
|
|
||||||
description: Initialization mode
|
|
||||||
bit_offset: 7
|
|
||||||
bit_size: 1
|
|
||||||
- name: BIN
|
|
||||||
description: BIN
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 2
|
|
||||||
- name: BCDU
|
|
||||||
description: BCDU
|
|
||||||
bit_offset: 10
|
|
||||||
bit_size: 3
|
|
||||||
- name: RECALPF
|
|
||||||
description: Recalibration pending Flag
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/MISR:
|
|
||||||
description: "RTC non-secure masked interrupt status register"
|
|
||||||
fields:
|
|
||||||
- name: ALRAMF
|
|
||||||
description: ALRAMF
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBMF
|
|
||||||
description: ALRBMF
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTMF
|
|
||||||
description: WUTMF
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSMF
|
|
||||||
description: TSMF
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSOVMF
|
|
||||||
description: TSOVMF
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
- name: ITSMF
|
|
||||||
description: ITSMF
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
- name: SSRUMF
|
|
||||||
description: SSRUMF
|
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/PRER:
|
|
||||||
description: prescaler register
|
|
||||||
fields:
|
|
||||||
- name: PREDIV_S
|
|
||||||
description: "Synchronous prescaler factor"
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 15
|
|
||||||
- name: PREDIV_A
|
|
||||||
description: "Asynchronous prescaler factor"
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 7
|
|
||||||
fieldset/PRIVCR:
|
|
||||||
description: "RTC privilege mode control register"
|
|
||||||
fields:
|
|
||||||
- name: ALRAPRIV
|
|
||||||
description: ALRAPRIV
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBPRIV
|
|
||||||
description: ALRBPRIV
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTPRIV
|
|
||||||
description: WUTPRIV
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSPRIV
|
|
||||||
description: TSPRIV
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: CALPRIV
|
|
||||||
description: CALPRIV
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 1
|
|
||||||
- name: INITPRIV
|
|
||||||
description: INITPRIV
|
|
||||||
bit_offset: 14
|
|
||||||
bit_size: 1
|
|
||||||
- name: PRIV
|
|
||||||
description: PRIV
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/SCR:
|
|
||||||
description: RTC status clear register
|
|
||||||
fields:
|
|
||||||
- name: CALRAF
|
|
||||||
description: CALRAF
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
- name: CALRBF
|
|
||||||
description: CALRBF
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: CWUTF
|
|
||||||
description: CWUTF
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: CTSF
|
|
||||||
description: CTSF
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: CTSOVF
|
|
||||||
description: CTSOVF
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
- name: CITSF
|
|
||||||
description: CITSF
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
- name: CSSRUF
|
|
||||||
description: CSSRUF
|
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/SECCFGR:
|
|
||||||
description: "RTC secure mode control register"
|
|
||||||
fields:
|
|
||||||
- name: ALRASEC
|
|
||||||
description: ALRASEC
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBSEC
|
|
||||||
description: ALRBSEC
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTSEC
|
|
||||||
description: WUTSEC
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSSEC
|
|
||||||
description: TSSEC
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: CALSEC
|
|
||||||
description: CALSEC
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 1
|
|
||||||
- name: INITSEC
|
|
||||||
description: INITSEC
|
|
||||||
bit_offset: 14
|
|
||||||
bit_size: 1
|
|
||||||
- name: SEC
|
|
||||||
description: SEC
|
|
||||||
bit_offset: 15
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/SHIFTR:
|
|
||||||
description: shift control register
|
|
||||||
fields:
|
|
||||||
- name: SUBFS
|
|
||||||
description: "Subtract a fraction of a second"
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 15
|
|
||||||
- name: ADD1S
|
|
||||||
description: Add one second
|
|
||||||
bit_offset: 31
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/SMISR:
|
|
||||||
description: "RTC secure masked interrupt status register"
|
|
||||||
fields:
|
|
||||||
- name: ALRAMF
|
|
||||||
description: ALRAMF
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBMF
|
|
||||||
description: ALRBMF
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTMF
|
|
||||||
description: WUTMF
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSMF
|
|
||||||
description: TSMF
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSOVMF
|
|
||||||
description: TSOVMF
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
- name: ITSMF
|
|
||||||
description: ITSMF
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
- name: SSRUMF
|
|
||||||
description: SSRUMF
|
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/SR:
|
|
||||||
description: RTC status register
|
|
||||||
fields:
|
|
||||||
- name: ALRAF
|
|
||||||
description: ALRAF
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
- name: ALRBF
|
|
||||||
description: ALRBF
|
|
||||||
bit_offset: 1
|
|
||||||
bit_size: 1
|
|
||||||
- name: WUTF
|
|
||||||
description: WUTF
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSF
|
|
||||||
description: TSF
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
- name: TSOVF
|
|
||||||
description: TSOVF
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
- name: ITSF
|
|
||||||
description: ITSF
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
- name: SSRUF
|
|
||||||
description: SSRUF
|
|
||||||
bit_offset: 6
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/SSR:
|
|
||||||
description: RTC sub second register
|
|
||||||
fields:
|
|
||||||
- name: SS
|
|
||||||
description: SS
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 32
|
|
||||||
fieldset/TR:
|
|
||||||
description: time register
|
|
||||||
fields:
|
|
||||||
- name: SU
|
|
||||||
description: Second units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: ST
|
|
||||||
description: Second tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 3
|
|
||||||
- name: MNU
|
|
||||||
description: Minute units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MNT
|
|
||||||
description: Minute tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 3
|
|
||||||
- name: HU
|
|
||||||
description: Hour units in BCD format
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 4
|
|
||||||
- name: HT
|
|
||||||
description: Hour tens in BCD format
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 2
|
|
||||||
- name: PM
|
|
||||||
description: AM/PM notation
|
|
||||||
bit_offset: 22
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/TSDR:
|
|
||||||
description: time stamp date register
|
|
||||||
fields:
|
|
||||||
- name: DU
|
|
||||||
description: Date units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: DT
|
|
||||||
description: Date tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 2
|
|
||||||
- name: MU
|
|
||||||
description: Month units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MT
|
|
||||||
description: Month tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 1
|
|
||||||
- name: WDU
|
|
||||||
description: Week day units
|
|
||||||
bit_offset: 13
|
|
||||||
bit_size: 3
|
|
||||||
fieldset/TSSSR:
|
|
||||||
description: timestamp sub second register
|
|
||||||
fields:
|
|
||||||
- name: SS
|
|
||||||
description: Sub second value
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 32
|
|
||||||
fieldset/TSTR:
|
|
||||||
description: time stamp time register
|
|
||||||
fields:
|
|
||||||
- name: SU
|
|
||||||
description: Second units in BCD format
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 4
|
|
||||||
- name: ST
|
|
||||||
description: Second tens in BCD format
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 3
|
|
||||||
- name: MNU
|
|
||||||
description: Minute units in BCD format
|
|
||||||
bit_offset: 8
|
|
||||||
bit_size: 4
|
|
||||||
- name: MNT
|
|
||||||
description: Minute tens in BCD format
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 3
|
|
||||||
- name: HU
|
|
||||||
description: Hour units in BCD format
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 4
|
|
||||||
- name: HT
|
|
||||||
description: Hour tens in BCD format
|
|
||||||
bit_offset: 20
|
|
||||||
bit_size: 2
|
|
||||||
- name: PM
|
|
||||||
description: AM/PM notation
|
|
||||||
bit_offset: 22
|
|
||||||
bit_size: 1
|
|
||||||
fieldset/WPR:
|
|
||||||
description: write protection register
|
|
||||||
fields:
|
|
||||||
- name: KEY
|
|
||||||
description: Write protection key
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 8
|
|
||||||
fieldset/WUTR:
|
|
||||||
description: wakeup timer register
|
|
||||||
fields:
|
|
||||||
- name: WUT
|
|
||||||
description: "Wakeup auto-reload value bits"
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 16
|
|
||||||
- name: WUTOCLR
|
|
||||||
description: WUTOCLR
|
|
||||||
bit_offset: 16
|
|
||||||
bit_size: 16
|
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
1153
data/registers/rtc_v3-u5.yaml
Normal file
1153
data/registers/rtc_v3-u5.yaml
Normal file
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -173,8 +173,8 @@ perimap = [
|
|||||||
('STM32L0.*:RTC:rtc2_.*', ('rtc', 'v2-l0', 'RTC')),
|
('STM32L0.*:RTC:rtc2_.*', ('rtc', 'v2-l0', 'RTC')),
|
||||||
('STM32L1.*:RTC:rtc2_.*', ('rtc', 'v2-l1', 'RTC')),
|
('STM32L1.*:RTC:rtc2_.*', ('rtc', 'v2-l1', 'RTC')),
|
||||||
('STM32L4.*:RTC:rtc2_.*', ('rtc', 'v2-l4', 'RTC')),
|
('STM32L4.*:RTC:rtc2_.*', ('rtc', 'v2-l4', 'RTC')),
|
||||||
('STM32U5.*:RTC:rtc2_.*', ('rtc', 'v2-u5', 'RTC')),
|
|
||||||
('STM32WB.*:RTC:rtc2_.*', ('rtc', 'v2-wb', 'RTC')),
|
('STM32WB.*:RTC:rtc2_.*', ('rtc', 'v2-wb', 'RTC')),
|
||||||
|
('STM32U5.*:RTC:rtc2_.*', ('rtc', 'v3-u5', 'RTC')), # Cube says v2, but it's v3 with security stuff
|
||||||
('.*:RTC:rtc3_v1_0_Cube', ('rtc', 'v3', 'RTC')),
|
('.*:RTC:rtc3_v1_0_Cube', ('rtc', 'v3', 'RTC')),
|
||||||
('.*:RTC:rtc3_v1_1_Cube', ('rtc', 'v3', 'RTC')),
|
('.*:RTC:rtc3_v1_1_Cube', ('rtc', 'v3', 'RTC')),
|
||||||
('.*:RTC:rtc3_v2_0_Cube', ('rtc', 'v3', 'RTC')),
|
('.*:RTC:rtc3_v2_0_Cube', ('rtc', 'v3', 'RTC')),
|
||||||
|
Loading…
x
Reference in New Issue
Block a user