Fix control characters
This commit is contained in:
parent
82c3d2a485
commit
82110c6686
@ -15,7 +15,7 @@ block/RTC:
|
|||||||
byte_offset: 8
|
byte_offset: 8
|
||||||
fieldset: CR
|
fieldset: CR
|
||||||
- name: ISR
|
- name: ISR
|
||||||
description: "initialization and status\r register"
|
description: "initialization and status register"
|
||||||
byte_offset: 12
|
byte_offset: 12
|
||||||
fieldset: ISR
|
fieldset: ISR
|
||||||
- name: PRER
|
- name: PRER
|
||||||
@ -135,7 +135,7 @@ fieldset/ALRMAR:
|
|||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: DU
|
- name: DU
|
||||||
description: "Date units or day in BCD\r format"
|
description: "Date units or day in BCD format"
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: DT
|
- name: DT
|
||||||
@ -158,7 +158,7 @@ fieldset/ALRMASSR:
|
|||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: MASKSS
|
- name: MASKSS
|
||||||
description: "Mask the most-significant bits starting\r at this bit"
|
description: "Mask the most-significant bits starting at this bit"
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
fieldset/ALRMBR:
|
fieldset/ALRMBR:
|
||||||
@ -205,7 +205,7 @@ fieldset/ALRMBR:
|
|||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: DU
|
- name: DU
|
||||||
description: "Date units or day in BCD\r format"
|
description: "Date units or day in BCD format"
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
- name: DT
|
- name: DT
|
||||||
@ -228,7 +228,7 @@ fieldset/ALRMBSSR:
|
|||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: MASKSS
|
- name: MASKSS
|
||||||
description: "Mask the most-significant bits starting\r at this bit"
|
description: "Mask the most-significant bits starting at this bit"
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
fieldset/BKPR:
|
fieldset/BKPR:
|
||||||
@ -246,15 +246,15 @@ fieldset/CALR:
|
|||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 9
|
bit_size: 9
|
||||||
- name: CALW16
|
- name: CALW16
|
||||||
description: "Use a 16-second calibration cycle\r period"
|
description: "Use a 16-second calibration cycle period"
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: CALW8
|
- name: CALW8
|
||||||
description: "Use an 8-second calibration cycle\r period"
|
description: "Use an 8-second calibration cycle period"
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: CALP
|
- name: CALP
|
||||||
description: "Increase frequency of RTC by 488.5\r ppm"
|
description: "Increase frequency of RTC by 488.5 ppm"
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/CR:
|
fieldset/CR:
|
||||||
@ -265,15 +265,15 @@ fieldset/CR:
|
|||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
- name: TSEDGE
|
- name: TSEDGE
|
||||||
description: "Time-stamp event active\r edge"
|
description: "Time-stamp event active edge"
|
||||||
bit_offset: 3
|
bit_offset: 3
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: REFCKON
|
- name: REFCKON
|
||||||
description: "Reference clock detection enable (50 or\r 60 Hz)"
|
description: "Reference clock detection enable (50 or 60 Hz)"
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: BYPSHAD
|
- name: BYPSHAD
|
||||||
description: "Bypass the shadow\r registers"
|
description: "Bypass the shadow registers"
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: FMT
|
- name: FMT
|
||||||
@ -305,19 +305,19 @@ fieldset/CR:
|
|||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: WUTIE
|
- name: WUTIE
|
||||||
description: "Wakeup timer interrupt\r enable"
|
description: "Wakeup timer interrupt enable"
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TSIE
|
- name: TSIE
|
||||||
description: "Time-stamp interrupt\r enable"
|
description: "Time-stamp interrupt enable"
|
||||||
bit_offset: 15
|
bit_offset: 15
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ADD1H
|
- name: ADD1H
|
||||||
description: "Add 1 hour (summer time\r change)"
|
description: "Add 1 hour (summer time change)"
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: SUB1H
|
- name: SUB1H
|
||||||
description: "Subtract 1 hour (winter time\r change)"
|
description: "Subtract 1 hour (winter time change)"
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: BKP
|
- name: BKP
|
||||||
@ -325,7 +325,7 @@ fieldset/CR:
|
|||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: COSEL
|
- name: COSEL
|
||||||
description: "Calibration output\r selection"
|
description: "Calibration output selection"
|
||||||
bit_offset: 19
|
bit_offset: 19
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: POL
|
- name: POL
|
||||||
@ -341,7 +341,7 @@ fieldset/CR:
|
|||||||
bit_offset: 23
|
bit_offset: 23
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: ITSE
|
- name: ITSE
|
||||||
description: "timestamp on internal event\r enable"
|
description: "timestamp on internal event enable"
|
||||||
bit_offset: 24
|
bit_offset: 24
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/DR:
|
fieldset/DR:
|
||||||
@ -376,7 +376,7 @@ fieldset/DR:
|
|||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
fieldset/ISR:
|
fieldset/ISR:
|
||||||
description: "initialization and status\r register"
|
description: "initialization and status register"
|
||||||
fields:
|
fields:
|
||||||
- name: ALRAWF
|
- name: ALRAWF
|
||||||
description: Alarm A write flag
|
description: Alarm A write flag
|
||||||
@ -399,7 +399,7 @@ fieldset/ISR:
|
|||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: RSF
|
- name: RSF
|
||||||
description: "Registers synchronization\r flag"
|
description: "Registers synchronization flag"
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: INITF
|
- name: INITF
|
||||||
@ -450,7 +450,7 @@ fieldset/OR:
|
|||||||
description: option register
|
description: option register
|
||||||
fields:
|
fields:
|
||||||
- name: RTC_ALARM_TYPE
|
- name: RTC_ALARM_TYPE
|
||||||
description: "RTC_ALARM on PC13 output\r type"
|
description: "RTC_ALARM on PC13 output type"
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: RTC_OUT_RMP
|
- name: RTC_OUT_RMP
|
||||||
@ -461,18 +461,18 @@ fieldset/PRER:
|
|||||||
description: prescaler register
|
description: prescaler register
|
||||||
fields:
|
fields:
|
||||||
- name: PREDIV_S
|
- name: PREDIV_S
|
||||||
description: "Synchronous prescaler\r factor"
|
description: "Synchronous prescaler factor"
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: PREDIV_A
|
- name: PREDIV_A
|
||||||
description: "Asynchronous prescaler\r factor"
|
description: "Asynchronous prescaler factor"
|
||||||
bit_offset: 16
|
bit_offset: 16
|
||||||
bit_size: 7
|
bit_size: 7
|
||||||
fieldset/SHIFTR:
|
fieldset/SHIFTR:
|
||||||
description: shift control register
|
description: shift control register
|
||||||
fields:
|
fields:
|
||||||
- name: SUBFS
|
- name: SUBFS
|
||||||
description: "Subtract a fraction of a\r second"
|
description: "Subtract a fraction of a second"
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 15
|
bit_size: 15
|
||||||
- name: ADD1S
|
- name: ADD1S
|
||||||
@ -518,7 +518,7 @@ fieldset/TAMPCR:
|
|||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMPTS
|
- name: TAMPTS
|
||||||
description: "Activate timestamp on tamper detection\r event"
|
description: "Activate timestamp on tamper detection event"
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
- name: TAMPFREQ
|
- name: TAMPFREQ
|
||||||
@ -676,6 +676,6 @@ fieldset/WUTR:
|
|||||||
description: wakeup timer register
|
description: wakeup timer register
|
||||||
fields:
|
fields:
|
||||||
- name: WUT
|
- name: WUT
|
||||||
description: "Wakeup auto-reload value\r bits"
|
description: "Wakeup auto-reload value bits"
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 16
|
bit_size: 16
|
||||||
|
Loading…
x
Reference in New Issue
Block a user