hrtim: more work
This commit is contained in:
parent
a5a6e7c76e
commit
7951d148be
@ -512,7 +512,7 @@ fieldset/MICR:
|
|||||||
description: "Master Compare X Interrupt flag clear"
|
description: "Master Compare X Interrupt flag clear"
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: MCPMXC
|
enum_write: ICR
|
||||||
array:
|
array:
|
||||||
len: 4
|
len: 4
|
||||||
stride: 1
|
stride: 1
|
||||||
@ -520,22 +520,22 @@ fieldset/MICR:
|
|||||||
description: "Repetition Interrupt flag clear"
|
description: "Repetition Interrupt flag clear"
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: MCPMXC
|
enum_write: ICR
|
||||||
- name: SYNCC
|
- name: SYNCC
|
||||||
description: "Sync Input Interrupt flag clear"
|
description: "Sync Input Interrupt flag clear"
|
||||||
bit_offset: 5
|
bit_offset: 5
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: MCPMXC
|
enum_write: ICR
|
||||||
- name: MUPDC
|
- name: MUPDC
|
||||||
description: "Master update Interrupt flag clear"
|
description: "Master update Interrupt flag clear"
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: MCPMXC
|
enum_write: ICR
|
||||||
fieldset/MISR:
|
fieldset/MISR:
|
||||||
description: "Master Timer Interrupt Status Register"
|
description: Master Timer Interrupt Status Register
|
||||||
fields:
|
fields:
|
||||||
- name: MCMP
|
- name: MCMP
|
||||||
description: "Master Compare X Interrupt Flag"
|
description: Master Compare X Interrupt Flag
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
@ -543,7 +543,7 @@ fieldset/MISR:
|
|||||||
len: 4
|
len: 4
|
||||||
stride: 1
|
stride: 1
|
||||||
- name: MREP
|
- name: MREP
|
||||||
description: "Master Repetition Interrupt Flag"
|
description: Master Repetition Interrupt Flag
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
@ -885,7 +885,7 @@ fieldset/TIMXCR:
|
|||||||
description: Delayed CMP4 mode
|
description: Delayed CMP4 mode
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
enum: DELCMP4
|
enum: DELCMP
|
||||||
- name: REPU
|
- name: REPU
|
||||||
description: Timer X Repetition update
|
description: Timer X Repetition update
|
||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
@ -1028,101 +1028,73 @@ fieldset/TIMXDIER:
|
|||||||
bit_offset: 30
|
bit_offset: 30
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/TIMXICR:
|
fieldset/TIMXICR:
|
||||||
description: "Timerx Interrupt Clear Register"
|
description: Timerx Interrupt Clear Register
|
||||||
fields:
|
fields:
|
||||||
- name: CMP1C
|
- name: CMPC
|
||||||
description: "Compare 1 Interrupt flag Clear"
|
description: Compare X Interrupt flag Clear
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: CMP2C
|
array:
|
||||||
description: "Compare 2 Interrupt flag Clear"
|
len: 4
|
||||||
bit_offset: 1
|
stride: 1
|
||||||
bit_size: 1
|
|
||||||
enum_write: CMP1C
|
|
||||||
- name: CMP3C
|
|
||||||
description: "Compare 3 Interrupt flag Clear"
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
enum_write: CMP1C
|
|
||||||
- name: CMP4C
|
|
||||||
description: "Compare 4 Interrupt flag Clear"
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
enum_write: CMP1C
|
|
||||||
- name: REPC
|
- name: REPC
|
||||||
description: "Repetition Interrupt flag Clear"
|
description: Repetition Interrupt flag Clear
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: UPDC
|
- name: UPDC
|
||||||
description: "Update Interrupt flag Clear"
|
description: Update Interrupt flag Clear
|
||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: CPT1C
|
- name: CPTC
|
||||||
description: "Capture1 Interrupt flag Clear"
|
description: Capture X Interrupt flag Clear
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: CPT2C
|
array:
|
||||||
description: "Capture2 Interrupt flag Clear"
|
len: 2
|
||||||
bit_offset: 8
|
stride: 1
|
||||||
bit_size: 1
|
- name: SETRC
|
||||||
enum_write: CMP1C
|
description: Output X Set flag Clear
|
||||||
- name: SET1xC
|
|
||||||
description: Output 1 Set flag Clear
|
|
||||||
bit_offset: 9
|
bit_offset: 9
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: RSTx1C
|
array:
|
||||||
description: Output 1 Reset flag Clear
|
offsets:
|
||||||
|
- 0
|
||||||
|
- 2
|
||||||
|
- name: RSTRC
|
||||||
|
description: Output X Reset flag Clear
|
||||||
bit_offset: 10
|
bit_offset: 10
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: SET2xC
|
array:
|
||||||
description: Output 2 Set flag Clear
|
offsets:
|
||||||
bit_offset: 11
|
- 0
|
||||||
bit_size: 1
|
- 2
|
||||||
enum_write: CMP1C
|
|
||||||
- name: RSTx2C
|
|
||||||
description: Output 2 Reset flag Clear
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 1
|
|
||||||
enum_write: CMP1C
|
|
||||||
- name: RSTC
|
- name: RSTC
|
||||||
description: Reset Interrupt flag Clear
|
description: Reset Interrupt flag Clear
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
- name: DLYPRTC
|
- name: DLYPRTC
|
||||||
description: "Delayed Protection Flag Clear"
|
description: Delayed Protection Flag Clear
|
||||||
bit_offset: 14
|
bit_offset: 14
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_write: CMP1C
|
enum_write: ICR
|
||||||
fieldset/TIMXISR:
|
fieldset/TIMXISR:
|
||||||
description: "Timerx Interrupt Status Register"
|
description: Timerx Interrupt Status Register
|
||||||
fields:
|
fields:
|
||||||
- name: CMP1
|
- name: CMP
|
||||||
description: Compare 1 Interrupt Flag
|
description: Compare X Interrupt Flag
|
||||||
bit_offset: 0
|
bit_offset: 0
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
- name: CMP2
|
array:
|
||||||
description: Compare 2 Interrupt Flag
|
len: 4
|
||||||
bit_offset: 1
|
stride: 1
|
||||||
bit_size: 1
|
|
||||||
enum_read: EVENT
|
|
||||||
- name: CMP3
|
|
||||||
description: Compare 3 Interrupt Flag
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
enum_read: EVENT
|
|
||||||
- name: CMP4
|
|
||||||
description: Compare 4 Interrupt Flag
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
enum_read: EVENT
|
|
||||||
- name: REP
|
- name: REP
|
||||||
description: Repetition Interrupt Flag
|
description: Repetition Interrupt Flag
|
||||||
bit_offset: 4
|
bit_offset: 4
|
||||||
@ -1133,36 +1105,32 @@ fieldset/TIMXISR:
|
|||||||
bit_offset: 6
|
bit_offset: 6
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
- name: CPT1
|
- name: CPT
|
||||||
description: Capture1 Interrupt Flag
|
description: Capture X Interrupt Flag
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
- name: CPT2
|
array:
|
||||||
description: Capture2 Interrupt Flag
|
len: 2
|
||||||
bit_offset: 8
|
stride: 1
|
||||||
bit_size: 1
|
- name: SETR
|
||||||
enum_read: EVENT
|
description: Output X Set Interrupt Flag
|
||||||
- name: SETx1
|
|
||||||
description: "Output 1 Set Interrupt Flag"
|
|
||||||
bit_offset: 9
|
bit_offset: 9
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
- name: RSTx1
|
array:
|
||||||
description: "Output 1 Reset Interrupt Flag"
|
offsets:
|
||||||
|
- 0
|
||||||
|
- 2
|
||||||
|
- name: RSTR
|
||||||
|
description: Output X Reset Interrupt Flag
|
||||||
bit_offset: 10
|
bit_offset: 10
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: EVENT
|
enum_read: EVENT
|
||||||
- name: SETx2
|
array:
|
||||||
description: "Output 2 Set Interrupt Flag"
|
offsets:
|
||||||
bit_offset: 11
|
- 0
|
||||||
bit_size: 1
|
- 2
|
||||||
enum_read: EVENT
|
|
||||||
- name: RSTx2
|
|
||||||
description: "Output 2 Reset Interrupt Flag"
|
|
||||||
bit_offset: 12
|
|
||||||
bit_size: 1
|
|
||||||
enum_read: EVENT
|
|
||||||
- name: RST
|
- name: RST
|
||||||
description: Reset Interrupt Flag
|
description: Reset Interrupt Flag
|
||||||
bit_offset: 13
|
bit_offset: 13
|
||||||
@ -1183,26 +1151,22 @@ fieldset/TIMXISR:
|
|||||||
bit_offset: 17
|
bit_offset: 17
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: IPPSTAT
|
enum_read: IPPSTAT
|
||||||
- name: O1STAT
|
- name: OSTAT
|
||||||
description: Output 1 State
|
description: Output X State
|
||||||
bit_offset: 18
|
bit_offset: 18
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: OUTPUTSTATE
|
enum_read: OUTPUTSTATE
|
||||||
- name: O2STAT
|
array:
|
||||||
description: Output 2 State
|
len: 2
|
||||||
bit_offset: 19
|
stride: 1
|
||||||
bit_size: 1
|
- name: OCPY
|
||||||
enum_read: OUTPUTSTATE
|
description: Output X Copy
|
||||||
- name: O1CPY
|
|
||||||
description: Output 1 Copy
|
|
||||||
bit_offset: 20
|
bit_offset: 20
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
enum_read: OUTPUTSTATE
|
enum_read: OUTPUTSTATE
|
||||||
- name: O2CPY
|
array:
|
||||||
description: Output 2 Copy
|
len: 2
|
||||||
bit_offset: 21
|
stride: 1
|
||||||
bit_size: 1
|
|
||||||
enum_read: OUTPUTSTATE
|
|
||||||
enum/ACTIVEEFFECT:
|
enum/ACTIVEEFFECT:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
@ -1233,7 +1197,7 @@ enum/CAPTUREEFFECT:
|
|||||||
- name: TriggerCapture
|
- name: TriggerCapture
|
||||||
description: Timer event triggers capture
|
description: Timer event triggers capture
|
||||||
value: 1
|
value: 1
|
||||||
enum/CMP1C:
|
enum/ICR:
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
variants:
|
variants:
|
||||||
- name: Clear
|
- name: Clear
|
||||||
@ -1272,35 +1236,20 @@ enum/DACSYNC:
|
|||||||
- name: DACSync3
|
- name: DACSync3
|
||||||
description: Trigger generated on DACSync3
|
description: Trigger generated on DACSync3
|
||||||
value: 3
|
value: 3
|
||||||
enum/DELCMP2:
|
enum/DELCMP:
|
||||||
bit_size: 2
|
bit_size: 2
|
||||||
variants:
|
variants:
|
||||||
- name: Standard
|
- name: Standard
|
||||||
description: CMP2 register is always active (standard compare mode)
|
description: CMP register is always active (standard compare mode)
|
||||||
value: 0
|
value: 0
|
||||||
- name: Capture1
|
- name: Capture1
|
||||||
description: CMP2 is recomputed and is active following a capture 1 event
|
description: CMP is recomputed and is active following a capture 1 event
|
||||||
value: 1
|
value: 1
|
||||||
- name: Capture1_Compare1
|
- name: CaptureX_Compare1
|
||||||
description: CMP2 is recomputed and is active following a capture 1 event or a Compare 1 match
|
description: CMP is recomputed and is active following a capture 1 event or a Compare 1 match
|
||||||
value: 2
|
value: 2
|
||||||
- name: Capture1_Compare3
|
- name: CaptureX_Compare3
|
||||||
description: CMP2 is recomputed and is active following a capture 1 event or a Compare 3 match
|
description: CMP is recomputed and is active following a capture 1 event or a Compare 3 match
|
||||||
value: 3
|
|
||||||
enum/DELCMP4:
|
|
||||||
bit_size: 2
|
|
||||||
variants:
|
|
||||||
- name: Standard
|
|
||||||
description: CMP4 register is always active (standard compare mode)
|
|
||||||
value: 0
|
|
||||||
- name: Capture2
|
|
||||||
description: CMP4 is recomputed and is active following a capture 2 event
|
|
||||||
value: 1
|
|
||||||
- name: Capture2_Compare1
|
|
||||||
description: CMP4 is recomputed and is active following a capture 2 event or a Compare 1 match
|
|
||||||
value: 2
|
|
||||||
- name: Capture_Compare3
|
|
||||||
description: CMP4 is recomputed and is active following a capture event or a Compare 3 match
|
|
||||||
value: 3
|
value: 3
|
||||||
enum/EEFLTR:
|
enum/EEFLTR:
|
||||||
bit_size: 4
|
bit_size: 4
|
||||||
@ -1431,12 +1380,6 @@ enum/LOCKED:
|
|||||||
- name: Locked
|
- name: Locked
|
||||||
description: Bits are read-only
|
description: Bits are read-only
|
||||||
value: 1
|
value: 1
|
||||||
enum/MCPMXC:
|
|
||||||
bit_size: 1
|
|
||||||
variants:
|
|
||||||
- name: Clear
|
|
||||||
description: Clears flag in MISR register
|
|
||||||
value: 1
|
|
||||||
enum/DLYPRT:
|
enum/DLYPRT:
|
||||||
bit_size: 3
|
bit_size: 3
|
||||||
variants:
|
variants:
|
||||||
|
Loading…
x
Reference in New Issue
Block a user