dma_v2: merge ISR and IFCR fieldsets
This commit is contained in:
parent
8d8801d432
commit
5e59f22819
@ -10,7 +10,7 @@ block/DMA:
|
|||||||
byte_offset: 0
|
byte_offset: 0
|
||||||
reset_value: 0
|
reset_value: 0
|
||||||
access: Read
|
access: Read
|
||||||
fieldset: ISR
|
fieldset: IXR
|
||||||
- name: IFCR
|
- name: IFCR
|
||||||
description: low interrupt flag clear register
|
description: low interrupt flag clear register
|
||||||
array:
|
array:
|
||||||
@ -19,7 +19,7 @@ block/DMA:
|
|||||||
byte_offset: 8
|
byte_offset: 8
|
||||||
reset_value: 0
|
reset_value: 0
|
||||||
access: Write
|
access: Write
|
||||||
fieldset: IFCR
|
fieldset: IXR
|
||||||
- name: ST
|
- name: ST
|
||||||
description: "Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers"
|
description: "Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers"
|
||||||
array:
|
array:
|
||||||
@ -171,61 +171,8 @@ fieldset/FCR:
|
|||||||
description: FIFO error interrupt enable
|
description: FIFO error interrupt enable
|
||||||
bit_offset: 7
|
bit_offset: 7
|
||||||
bit_size: 1
|
bit_size: 1
|
||||||
fieldset/IFCR:
|
fieldset/IXR:
|
||||||
description: low interrupt flag clear register
|
description: interrupt register
|
||||||
fields:
|
|
||||||
- name: CFEIF
|
|
||||||
description: Stream x clear FIFO error interrupt flag (x = 3..0)
|
|
||||||
bit_offset: 0
|
|
||||||
bit_size: 1
|
|
||||||
array:
|
|
||||||
offsets:
|
|
||||||
- 0
|
|
||||||
- 6
|
|
||||||
- 16
|
|
||||||
- 22
|
|
||||||
- name: CDMEIF
|
|
||||||
description: Stream x clear direct mode error interrupt flag (x = 3..0)
|
|
||||||
bit_offset: 2
|
|
||||||
bit_size: 1
|
|
||||||
array:
|
|
||||||
offsets:
|
|
||||||
- 0
|
|
||||||
- 6
|
|
||||||
- 16
|
|
||||||
- 22
|
|
||||||
- name: CTEIF
|
|
||||||
description: Stream x clear transfer error interrupt flag (x = 3..0)
|
|
||||||
bit_offset: 3
|
|
||||||
bit_size: 1
|
|
||||||
array:
|
|
||||||
offsets:
|
|
||||||
- 0
|
|
||||||
- 6
|
|
||||||
- 16
|
|
||||||
- 22
|
|
||||||
- name: CHTIF
|
|
||||||
description: Stream x clear half transfer interrupt flag (x = 3..0)
|
|
||||||
bit_offset: 4
|
|
||||||
bit_size: 1
|
|
||||||
array:
|
|
||||||
offsets:
|
|
||||||
- 0
|
|
||||||
- 6
|
|
||||||
- 16
|
|
||||||
- 22
|
|
||||||
- name: CTCIF
|
|
||||||
description: Stream x clear transfer complete interrupt flag (x = 3..0)
|
|
||||||
bit_offset: 5
|
|
||||||
bit_size: 1
|
|
||||||
array:
|
|
||||||
offsets:
|
|
||||||
- 0
|
|
||||||
- 6
|
|
||||||
- 16
|
|
||||||
- 22
|
|
||||||
fieldset/ISR:
|
|
||||||
description: low interrupt status register
|
|
||||||
fields:
|
fields:
|
||||||
- name: FEIF
|
- name: FEIF
|
||||||
description: Stream x FIFO error interrupt flag (x=3..0)
|
description: Stream x FIFO error interrupt flag (x=3..0)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user