Merge pull request #205 from cbiffle/g0-c0-syscfg-mem-mode-fix

G0/C0: fix SYSCFG.CFGR1.MEM_MODE definition
This commit is contained in:
Dario Nieuwenhuis 2023-06-28 17:11:26 +00:00 committed by GitHub
commit 5a9ea5ab86
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 20 additions and 8 deletions

View File

@ -123,7 +123,7 @@ fieldset/CFGR1:
description: configuration register 1 description: configuration register 1
fields: fields:
- name: MEM_MODE - name: MEM_MODE
description: "Memory mapping selection bits\r This bitfield controlled by software selects the memory internally mapped at the address 0x0000 0000. Its reset value is determined by the boot mode configuration. Refer to for more details.\r x0: Main Flash memory" description: "Memory mapping selection bits. This bitfield controlled by software selects the memory internally mapped at the address 0x0000_0000. Its reset value is determined by the boot mode configuration. Refer to Reference Manual section 2.5 for more details."
bit_offset: 0 bit_offset: 0
bit_size: 2 bit_size: 2
enum: MEM_MODE enum: MEM_MODE
@ -403,11 +403,17 @@ enum/IR_MOD:
enum/MEM_MODE: enum/MEM_MODE:
bit_size: 2 bit_size: 2
variants: variants:
- name: FLASH - name: MAIN_FLASH
description: System Flash memory description: Main Flash memory mapped at address 0
value: 0
- name: MAIN_FLASH_ALT
description: Main Flash memory mapped at address 0 (alternate encoding)
value: 2
- name: SYSTEM_FLASH
description: System Flash memory mapped at address 0
value: 1 value: 1
- name: SRAM - name: SRAM
description: Embedded SRAM description: Embedded SRAM mapped at address 0
value: 3 value: 3
enum/PINMUX0: enum/PINMUX0:
bit_size: 2 bit_size: 2

View File

@ -182,7 +182,7 @@ fieldset/CFGR1:
description: configuration register 1 description: configuration register 1
fields: fields:
- name: MEM_MODE - name: MEM_MODE
description: Memory mapping selection bits description: "Memory mapping selection bits. This bitfield controlled by software selects the memory internally mapped at the address 0x0000_0000. Its reset value is determined by the boot mode configuration. Refer to Reference Manual section 2.5 for more details."
bit_offset: 0 bit_offset: 0
bit_size: 2 bit_size: 2
enum: MEM_MODE enum: MEM_MODE
@ -661,9 +661,15 @@ fieldset/VREFBUF_CSR:
enum/MEM_MODE: enum/MEM_MODE:
bit_size: 2 bit_size: 2
variants: variants:
- name: FLASH - name: MAIN_FLASH
description: System Flash memory description: Main Flash memory mapped at address 0
value: 0
- name: MAIN_FLASH_ALT
description: Main Flash memory mapped at address 0 (alternate encoding)
value: 2
- name: SYSTEM_FLASH
description: System Flash memory mapped at address 0
value: 1 value: 1
- name: SRAM - name: SRAM
description: Embedded SRAM description: Embedded SRAM mapped at address 0
value: 3 value: 3