guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fdcan: array-ify fields with 1 bit per FIFO element

Browse Source
This commit is contained in:
Torin Cooper-Bennun 2023-11-21 12:40:05 +00:00
parent 27c71ac451
commit 389f547c13
2 changed files with 56 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
data/registers/can_fdcan_h7.yaml
View File

@ -1588,7 +1588,10 @@ fieldset/TXBAR:
- name: AR - name: AR
description: Add Request description: Add Request
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXBC: fieldset/TXBC:
description: FDCAN Tx Buffer Configuration Register description: FDCAN Tx Buffer Configuration Register
fields: fields:
@ -1614,42 +1617,60 @@ fieldset/TXBCF:
- name: CF - name: CF
description: Cancellation Finished description: Cancellation Finished
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXBCIE: fieldset/TXBCIE:
description: FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register description: FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register
fields: fields:
- name: CF - name: CF
description: Cancellation Finished Interrupt Enable description: Cancellation Finished Interrupt Enable
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXBCR: fieldset/TXBCR:
description: FDCAN Tx Buffer Cancellation Request Register description: FDCAN Tx Buffer Cancellation Request Register
fields: fields:
- name: CR - name: CR
description: Cancellation Request description: Cancellation Request
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXBRP: fieldset/TXBRP:
description: FDCAN Tx Buffer Request Pending Register description: FDCAN Tx Buffer Request Pending Register
fields: fields:
- name: TRP - name: TRP
description: Transmission Request Pending description: Transmission Request Pending
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXBTIE: fieldset/TXBTIE:
description: FDCAN Tx Buffer Transmission Interrupt Enable Register description: FDCAN Tx Buffer Transmission Interrupt Enable Register
fields: fields:
- name: TIE - name: TIE
description: Transmission Interrupt Enable description: Transmission Interrupt Enable
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXBTO: fieldset/TXBTO:
description: FDCAN Tx Buffer Transmission Occurred Register description: FDCAN Tx Buffer Transmission Occurred Register
fields: fields:
- name: TO - name: TO
description: Transmission Occurred description: Transmission Occurred
bit_offset: 0 bit_offset: 0
bit_size: 32 bit_size: 1
array:
len: 32
stride: 1
fieldset/TXEFA: fieldset/TXEFA:
description: FDCAN Tx Event FIFO Acknowledge Register description: FDCAN Tx Event FIFO Acknowledge Register
fields: fields:

35
data/registers/can_fdcan_v1.yaml
View File

@ -772,7 +772,10 @@ fieldset/TXBAR:
- name: AR - name: AR
description: Add request. Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the Host to set transmission requests for multiple Tx buffers with one write to TXBAR. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed description: Add request. Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the Host to set transmission requests for multiple Tx buffers with one write to TXBAR. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXBC: fieldset/TXBC:
description: FDCAN Tx buffer configuration register description: FDCAN Tx buffer configuration register
fields: fields:
@ -786,42 +789,60 @@ fieldset/TXBCF:
- name: CF - name: CF
description: Cancellation finished. Each Tx buffer has its own CF bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR description: Cancellation finished. Each Tx buffer has its own CF bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXBCIE: fieldset/TXBCIE:
description: FDCAN Tx buffer cancellation finished interrupt enable register description: FDCAN Tx buffer cancellation finished interrupt enable register
fields: fields:
- name: CFIE - name: CFIE
description: Cancellation finished interrupt enable.. Each Tx buffer has its own CFIE bit description: Cancellation finished interrupt enable.. Each Tx buffer has its own CFIE bit
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXBCR: fieldset/TXBCR:
description: FDCAN Tx buffer cancellation request register description: FDCAN Tx buffer cancellation request register
fields: fields:
- name: CR - name: CR
description: Cancellation request. Each Tx buffer has its own cancellation request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has no impact. This enables the Host to set cancellation requests for multiple Tx buffers with one write to TXBCR. The bits remain set until the corresponding TXBRP bit is reset description: Cancellation request. Each Tx buffer has its own cancellation request bit. Writing a 1 sets the corresponding CR bit; writing a 0 has no impact. This enables the Host to set cancellation requests for multiple Tx buffers with one write to TXBCR. The bits remain set until the corresponding TXBRP bit is reset
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXBRP: fieldset/TXBRP:
description: FDCAN Tx buffer request pending register description: FDCAN Tx buffer request pending register
fields: fields:
- name: TRP - name: TRP
description: Transmission request pending. Each Tx buffer has its own transmission request pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been canceled via register TXBCR. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx buffer with lowest Message ID). A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset. After a cancellation has been requested, a finished cancellation is signaled via TXBCF after successful transmission together with the corresponding TXBTO bit when the transmission has not yet been started at the point of cancellation when the transmission has been aborted due to lost arbitration when an error occurred during frame transmission In DAR mode all transmissions are automatically canceled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions description: Transmission request pending. Each Tx buffer has its own transmission request pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been canceled via register TXBCR. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx buffer with lowest Message ID). A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset. After a cancellation has been requested, a finished cancellation is signaled via TXBCF after successful transmission together with the corresponding TXBTO bit when the transmission has not yet been started at the point of cancellation when the transmission has been aborted due to lost arbitration when an error occurred during frame transmission In DAR mode all transmissions are automatically canceled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXBTIE: fieldset/TXBTIE:
description: FDCAN Tx buffer transmission interrupt enable register description: FDCAN Tx buffer transmission interrupt enable register
fields: fields:
- name: TIE - name: TIE
description: Transmission interrupt enable. Each Tx buffer has its own TIE bit description: Transmission interrupt enable. Each Tx buffer has its own TIE bit
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXBTO: fieldset/TXBTO:
description: FDCAN Tx buffer transmission occurred register description: FDCAN Tx buffer transmission occurred register
fields: fields:
- name: TO - name: TO
description: Transmission occurred.. Each Tx buffer has its own TO bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR description: Transmission occurred.. Each Tx buffer has its own TO bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a 1 to the corresponding bit of register TXBAR
bit_offset: 0 bit_offset: 0
bit_size: 3 bit_size: 1
array:
len: 3
stride: 1
fieldset/TXEFA: fieldset/TXEFA:
description: FDCAN Tx event FIFO acknowledge register description: FDCAN Tx event FIFO acknowledge register
fields: fields: