guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge pull request #140 from davidlenfesty/eth-v1a

Browse Source 
Generate support for ethernet v1a and v1b
This commit is contained in:
Dario Nieuwenhuis 2022-04-26 18:28:41 +02:00 committed by GitHub
commit 2db5d47cc6
6 changed files with 5507 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
README.md
View File

@ -47,6 +47,7 @@ In order to run the generator, you will need to install the following tools:
* `git` * `git`
* `jq` * `jq`
* `svd` – `pip3 install svdtools` * `svd` – `pip3 install svdtools`
* `xmltodict` - `pip3 install xmltodict`
## Generating the YAMLs ## Generating the YAMLs

2142
data/registers/eth_v1a.yaml Normal file
View File

File diff suppressed because it is too large Load Diff

2220
data/registers/eth_v1b.yaml Normal file
View File

File diff suppressed because it is too large Load Diff

4
data/registers/rcc_f1.yaml
View File

@ -873,7 +873,7 @@ enum/I2S2SRC:
description: PLL3 VCO clock selected as I2S clock entry description: PLL3 VCO clock selected as I2S clock entry
value: 1 value: 1
enum/MCO: enum/MCO:
bit_size: 4 bit_size: 3
variants: variants:
- name: NoMCO - name: NoMCO
description: "MCO output disabled, no clock on MCO" description: "MCO output disabled, no clock on MCO"
@ -888,7 +888,7 @@ enum/MCO:
description: HSE oscillator clock selected description: HSE oscillator clock selected
value: 6 value: 6
- name: PLL - name: PLL
description: "PLL clock selected (divided by 1 or 2, depending en PLLNODIV)" description: "PLL clock divided by 2 selected"
value: 7 value: 7
enum/OTGFSPRE: enum/OTGFSPRE:
bit_size: 1 bit_size: 1

1138
data/registers/rcc_f1cl.yaml Normal file
View File

File diff suppressed because it is too large Load Diff

5
stm32data/__main__.py
View File

@ -168,7 +168,8 @@ perimap = [
('.*:USB_OTG_HS:otghs1_v1_.*', ('otghs', 'v1', 'OTG_HS')), ('.*:USB_OTG_HS:otghs1_v1_.*', ('otghs', 'v1', 'OTG_HS')),
('STM32F0.*:RCC:.*', ('rcc', 'f0', 'RCC')), ('STM32F0.*:RCC:.*', ('rcc', 'f0', 'RCC')),
('STM32F1.*:RCC:.*', ('rcc', 'f1', 'RCC')), ('STM32F10[0123].*:RCC:.*', ('rcc', 'f1', 'RCC')),
('STM32F10[57].*:RCC:.*', ('rcc', 'f1cl', 'RCC')),
('STM32F2.*:RCC:.*', ('rcc', 'f2', 'RCC')), ('STM32F2.*:RCC:.*', ('rcc', 'f2', 'RCC')),
('STM32F3.*:RCC:.*', ('rcc', 'f3', 'RCC')), ('STM32F3.*:RCC:.*', ('rcc', 'f3', 'RCC')),
('STM32F410.*:RCC:.*', ('rcc', 'f410', 'RCC')), ('STM32F410.*:RCC:.*', ('rcc', 'f410', 'RCC')),
@ -232,6 +233,8 @@ perimap = [
('STM32WB.*:FLASH:.*', ('flash', 'wb', 'FLASH')), ('STM32WB.*:FLASH:.*', ('flash', 'wb', 'FLASH')),
('STM32WL.*:FLASH:.*', ('flash', 'wl', 'FLASH')), ('STM32WL.*:FLASH:.*', ('flash', 'wl', 'FLASH')),
('STM32G0.*:FLASH:.*', ('flash', 'g0', 'FLASH')), ('STM32G0.*:FLASH:.*', ('flash', 'g0', 'FLASH')),
('STM32F107.*:ETH:.*', ('eth', 'v1a', 'ETH')),
('STM32F[24].*:ETH:.*', ('eth', 'v1b', 'ETH')),
('STM32F7.*:ETH:ETH:ethermac110_v2_0', ('eth', 'v1c', 'ETH')), ('STM32F7.*:ETH:ETH:ethermac110_v2_0', ('eth', 'v1c', 'ETH')),
('.*ETH:ethermac110_v3_0', ('eth', 'v2', 'ETH')), ('.*ETH:ethermac110_v3_0', ('eth', 'v2', 'ETH')),