guangzong/stm32-data
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add SPI modules for F1 family

Browse Source
This commit is contained in:
Nicolas Viennot 2022-03-14 21:46:02 -04:00
parent cf354c22e1
commit 2cd7632fc9
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
stm32data/__main__.py
View File

@ -178,6 +178,7 @@ perimap = [
('STM32WL5.*:RCC:.*', ('rcc', 'wl5', 'RCC')), ('STM32WL5.*:RCC:.*', ('rcc', 'wl5', 'RCC')),
('STM32WLE.*:RCC:.*', ('rcc', 'wle', 'RCC')), ('STM32WLE.*:RCC:.*', ('rcc', 'wle', 'RCC')),
('STM32F1.*:SPI[1234]:.*', ('spi', 'f1', 'SPI')),
('STM32F3.*:SPI[1234]:.*', ('spi', 'v2', 'SPI')), ('STM32F3.*:SPI[1234]:.*', ('spi', 'v2', 'SPI')),
('STM32F1.*:AFIO:.*', ('afio', 'f1', 'AFIO')), ('STM32F1.*:AFIO:.*', ('afio', 'f1', 'AFIO')),