Merge pull request #389 from msrd0/syscfg_ur18

Add SYSCFG_UR18 register
This commit is contained in:
Dario Nieuwenhuis 2024-02-07 18:24:02 +00:00 committed by GitHub
commit 19c010e2e1
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194

View File

@ -112,6 +112,11 @@ block/SYSCFG:
byte_offset: 836 byte_offset: 836
access: Read access: Read
fieldset: UR17 fieldset: UR17
- name: UR18
description: SYSCFG user register 18
byte_offset: 840
access: Read
fieldset: UR18
fieldset/CCCR: fieldset/CCCR:
description: SYSCFG compensation cell code register description: SYSCFG compensation cell code register
fields: fields:
@ -316,6 +321,13 @@ fieldset/UR17:
description: I/O high speed / low voltage description: I/O high speed / low voltage
bit_offset: 0 bit_offset: 0
bit_size: 1 bit_size: 1
fieldset/UR18:
description: SYSCFG user register 18
fields:
- name: CPU_FREQ_BOOST
description: CPU maximum frequency boost enable
bit_offset: 0
bit_size: 1
fieldset/UR2: fieldset/UR2:
description: SYSCFG user register 2 description: SYSCFG user register 2
fields: fields: