3462 lines
119 KiB
JSON
3462 lines
119 KiB
JSON
{
|
|
"name": "STM32U073HC",
|
|
"family": "STM32U0",
|
|
"line": "STM32U0x3",
|
|
"die": "DIE489",
|
|
"device_id": 1161,
|
|
"packages": [
|
|
{
|
|
"name": "STM32U073HCYx",
|
|
"package": "WLCSP42"
|
|
}
|
|
],
|
|
"memory": [
|
|
{
|
|
"name": "BANK_1",
|
|
"kind": "flash",
|
|
"address": 134217728,
|
|
"size": 262144,
|
|
"settings": {
|
|
"erase_size": 2048,
|
|
"write_size": 8,
|
|
"erase_value": 255
|
|
}
|
|
},
|
|
{
|
|
"name": "SRAM",
|
|
"kind": "ram",
|
|
"address": 536870912,
|
|
"size": 40960
|
|
}
|
|
],
|
|
"docs": [],
|
|
"cores": [
|
|
{
|
|
"name": "cm0p",
|
|
"peripherals": [
|
|
{
|
|
"name": "ADC1",
|
|
"address": 1073816576,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "ADCSEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "ADCEN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "ADCRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "IN4"
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "IN5"
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "IN6"
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "IN7"
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "IN8"
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "IN9"
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "IN10"
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "IN14"
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "IN17"
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "IN18"
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "ADC_COMP1_2"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "ADC1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 5
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "ADC_COMMON",
|
|
"address": 1073817352
|
|
},
|
|
{
|
|
"name": "COMP1",
|
|
"address": 1073807872,
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "INP"
|
|
},
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "OUT",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "INP"
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PB2",
|
|
"signal": "INP"
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "WKUP",
|
|
"interrupt": "ADC_COMP1_2"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "COMP2",
|
|
"address": 1073807876,
|
|
"pins": [
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "INP"
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "INM"
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "INP"
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "OUT",
|
|
"af": 12
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "INP"
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "INM"
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "WKUP",
|
|
"interrupt": "ADC_COMP1_2"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "CRC",
|
|
"address": 1073885184,
|
|
"rcc": {
|
|
"bus_clock": "HCLK1",
|
|
"kernel_clock": "HCLK1",
|
|
"enable": {
|
|
"register": "AHBENR",
|
|
"field": "CRCEN"
|
|
},
|
|
"reset": {
|
|
"register": "AHBRSTR",
|
|
"field": "CRCRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "CRS",
|
|
"address": 1073769472,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "CRSEN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "CRSRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "SYNC",
|
|
"af": 10
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "DAC1",
|
|
"address": 1073771520,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "DAC1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "DAC1RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "OUT1"
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "CH1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 8
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "DBGMCU",
|
|
"address": 1073829888
|
|
},
|
|
{
|
|
"name": "DMA1",
|
|
"address": 1073872896,
|
|
"registers": {
|
|
"kind": "bdma",
|
|
"version": "v1",
|
|
"block": "DMA"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "HCLK1",
|
|
"kernel_clock": "HCLK1",
|
|
"enable": {
|
|
"register": "AHBENR",
|
|
"field": "DMA1EN"
|
|
},
|
|
"reset": {
|
|
"register": "AHBRSTR",
|
|
"field": "DMA1RST"
|
|
}
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "CH1",
|
|
"interrupt": "DMA1_Channel1"
|
|
},
|
|
{
|
|
"signal": "CH2",
|
|
"interrupt": "DMA1_Channel2_3"
|
|
},
|
|
{
|
|
"signal": "CH3",
|
|
"interrupt": "DMA1_Channel2_3"
|
|
},
|
|
{
|
|
"signal": "CH4",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH5",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH6",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH7",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "DMA2",
|
|
"address": 1073873920,
|
|
"registers": {
|
|
"kind": "bdma",
|
|
"version": "v1",
|
|
"block": "DMA"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "HCLK1",
|
|
"kernel_clock": "HCLK1",
|
|
"enable": {
|
|
"register": "AHBENR",
|
|
"field": "DMA2EN"
|
|
},
|
|
"reset": {
|
|
"register": "AHBRSTR",
|
|
"field": "DMA2RST"
|
|
}
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "CH1",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH2",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH3",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH4",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
},
|
|
{
|
|
"signal": "CH5",
|
|
"interrupt": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "DMAMUX1",
|
|
"address": 1073874944,
|
|
"registers": {
|
|
"kind": "dmamux",
|
|
"version": "v1",
|
|
"block": "DMAMUX"
|
|
}
|
|
},
|
|
{
|
|
"name": "EXTI",
|
|
"address": 1073879040,
|
|
"registers": {
|
|
"kind": "exti",
|
|
"version": "u0",
|
|
"block": "EXTI"
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "EXTI0",
|
|
"interrupt": "EXTI0_1"
|
|
},
|
|
{
|
|
"signal": "EXTI1",
|
|
"interrupt": "EXTI0_1"
|
|
},
|
|
{
|
|
"signal": "EXTI10",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI11",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI12",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI13",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI14",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI15",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI2",
|
|
"interrupt": "EXTI2_3"
|
|
},
|
|
{
|
|
"signal": "EXTI3",
|
|
"interrupt": "EXTI2_3"
|
|
},
|
|
{
|
|
"signal": "EXTI4",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI5",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI6",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI7",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI8",
|
|
"interrupt": "EXTI4_15"
|
|
},
|
|
{
|
|
"signal": "EXTI9",
|
|
"interrupt": "EXTI4_15"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "FLASH",
|
|
"address": 1073881088,
|
|
"registers": {
|
|
"kind": "flash",
|
|
"version": "u0",
|
|
"block": "FLASH"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "HCLK1",
|
|
"kernel_clock": "HCLK1",
|
|
"enable": {
|
|
"register": "AHBENR",
|
|
"field": "FLASHEN"
|
|
},
|
|
"reset": {
|
|
"register": "AHBRSTR",
|
|
"field": "FLASHRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "GPIOA",
|
|
"address": 1342177280,
|
|
"registers": {
|
|
"kind": "gpio",
|
|
"version": "v2",
|
|
"block": "GPIO"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "GPIO",
|
|
"kernel_clock": "GPIO",
|
|
"enable": {
|
|
"register": "GPIOENR",
|
|
"field": "GPIOAEN"
|
|
},
|
|
"reset": {
|
|
"register": "GPIORSTR",
|
|
"field": "GPIOARST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "GPIOB",
|
|
"address": 1342178304,
|
|
"registers": {
|
|
"kind": "gpio",
|
|
"version": "v2",
|
|
"block": "GPIO"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "GPIO",
|
|
"kernel_clock": "GPIO",
|
|
"enable": {
|
|
"register": "GPIOENR",
|
|
"field": "GPIOBEN"
|
|
},
|
|
"reset": {
|
|
"register": "GPIORSTR",
|
|
"field": "GPIOBRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "GPIOC",
|
|
"address": 1342179328,
|
|
"registers": {
|
|
"kind": "gpio",
|
|
"version": "v2",
|
|
"block": "GPIO"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "GPIO",
|
|
"kernel_clock": "GPIO",
|
|
"enable": {
|
|
"register": "GPIOENR",
|
|
"field": "GPIOCEN"
|
|
},
|
|
"reset": {
|
|
"register": "GPIORSTR",
|
|
"field": "GPIOCRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "GPIOD",
|
|
"address": 1342180352,
|
|
"registers": {
|
|
"kind": "gpio",
|
|
"version": "v2",
|
|
"block": "GPIO"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "GPIO",
|
|
"kernel_clock": "GPIO",
|
|
"enable": {
|
|
"register": "GPIOENR",
|
|
"field": "GPIODEN"
|
|
},
|
|
"reset": {
|
|
"register": "GPIORSTR",
|
|
"field": "GPIODRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "GPIOE",
|
|
"address": 1342181376,
|
|
"registers": {
|
|
"kind": "gpio",
|
|
"version": "v2",
|
|
"block": "GPIO"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "GPIO",
|
|
"kernel_clock": "GPIO",
|
|
"enable": {
|
|
"register": "GPIOENR",
|
|
"field": "GPIOEEN"
|
|
},
|
|
"reset": {
|
|
"register": "GPIORSTR",
|
|
"field": "GPIOERST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "GPIOF",
|
|
"address": 1342182400,
|
|
"registers": {
|
|
"kind": "gpio",
|
|
"version": "v2",
|
|
"block": "GPIO"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "GPIO",
|
|
"kernel_clock": "GPIO",
|
|
"enable": {
|
|
"register": "GPIOENR",
|
|
"field": "GPIOFEN"
|
|
},
|
|
"reset": {
|
|
"register": "GPIORSTR",
|
|
"field": "GPIOFRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "I2C1",
|
|
"address": 1073763328,
|
|
"registers": {
|
|
"kind": "i2c",
|
|
"version": "v2",
|
|
"block": "I2C"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "I2C1SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "I2C1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "I2C1RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "SDA",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "SCL",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "SCL",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "SDA",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "SCL",
|
|
"af": 4
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "ER",
|
|
"interrupt": "I2C1"
|
|
},
|
|
{
|
|
"signal": "EV",
|
|
"interrupt": "I2C1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 9
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 10
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "I2C2",
|
|
"address": 1073764352,
|
|
"registers": {
|
|
"kind": "i2c",
|
|
"version": "v2",
|
|
"block": "I2C"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "I2C2EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "I2C2RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "SDA",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "SDA",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "SCL",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "SCL",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "SCL",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "SCL",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "SDA",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "SCL",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "SDA",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "SCL",
|
|
"af": 3
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "ER",
|
|
"interrupt": "I2C2_3_4"
|
|
},
|
|
{
|
|
"signal": "EV",
|
|
"interrupt": "I2C2_3_4"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 11
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 12
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "I2C3",
|
|
"address": 1073776640,
|
|
"registers": {
|
|
"kind": "i2c",
|
|
"version": "v2",
|
|
"block": "I2C"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "I2C3SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "I2C3EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "I2C3RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "SDA",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "SCL",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "SCL",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "SDA",
|
|
"af": 4
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "ER",
|
|
"interrupt": "I2C2_3_4"
|
|
},
|
|
{
|
|
"signal": "EV",
|
|
"interrupt": "I2C2_3_4"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 13
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 14
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "I2C4",
|
|
"address": 1073782784,
|
|
"registers": {
|
|
"kind": "i2c",
|
|
"version": "v2",
|
|
"block": "I2C"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "I2C4EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "I2C4RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "SCL",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "SCL",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "SDA",
|
|
"af": 3
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "ER",
|
|
"interrupt": "I2C2_3_4"
|
|
},
|
|
{
|
|
"signal": "EV",
|
|
"interrupt": "I2C2_3_4"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 15
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 16
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "IWDG",
|
|
"address": 1073754112,
|
|
"registers": {
|
|
"kind": "iwdg",
|
|
"version": "v3",
|
|
"block": "IWDG"
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "WWDG_IWDG"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LCD",
|
|
"address": 1073751040,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LCDEN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LCDRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "SEG42",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "SEG0",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "COM2",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA13",
|
|
"signal": "SEG40",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA14",
|
|
"signal": "SEG41",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "SEG17",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "SEG1",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "SEG2",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "SEG43",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "SEG44",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "SEG3",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "SEG4",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "COM0",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "COM1",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "SEG5",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "SEG6",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "SEG10",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "SEG7",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "SEG8",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "SEG9",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "SEG21",
|
|
"af": 11
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "SEG16",
|
|
"af": 11
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "LCD"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LPTIM1",
|
|
"address": 1073773568,
|
|
"registers": {
|
|
"kind": "lptim",
|
|
"version": "v1",
|
|
"block": "LPTIM"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "LPTIM1SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LPTIM1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LPTIM1RST"
|
|
},
|
|
"stop_mode": "Stop2"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "CH2",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PA14",
|
|
"signal": "CH1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB2",
|
|
"signal": "CH1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "CH3",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "CH4",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "IN1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "ETR",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "IN2",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "IN2",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PC13",
|
|
"signal": "CH3",
|
|
"af": 2
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "IC1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 17
|
|
},
|
|
{
|
|
"signal": "IC2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 18
|
|
},
|
|
{
|
|
"signal": "IC3",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 19
|
|
},
|
|
{
|
|
"signal": "IC4",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 20
|
|
},
|
|
{
|
|
"signal": "UE4",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 21
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LPTIM2",
|
|
"address": 1073779712,
|
|
"registers": {
|
|
"kind": "lptim",
|
|
"version": "v1",
|
|
"block": "LPTIM"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "LPTIM2SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LPTIM2EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LPTIM2RST"
|
|
},
|
|
"stop_mode": "Stop2"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "CH1",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "ETR",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "CH2",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "CH1",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "IN1",
|
|
"af": 14
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "TIM7_LPTIM2"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "IC1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 22
|
|
},
|
|
{
|
|
"signal": "IC2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 23
|
|
},
|
|
{
|
|
"signal": "UE",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 24
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LPTIM3",
|
|
"address": 1073778688,
|
|
"registers": {
|
|
"kind": "lptim",
|
|
"version": "v1",
|
|
"block": "LPTIM"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "LPTIM3SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LPTIM3EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LPTIM3RST"
|
|
},
|
|
"stop_mode": "Stop2"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "CH3",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "IN2",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "CH1",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "CH2",
|
|
"af": 4
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "CH1",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "IN2",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PC13",
|
|
"signal": "CH3",
|
|
"af": 4
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "TIM15_LPTIM3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "IC1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 25
|
|
},
|
|
{
|
|
"signal": "IC2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 26
|
|
},
|
|
{
|
|
"signal": "IC3",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 27
|
|
},
|
|
{
|
|
"signal": "IC4",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 28
|
|
},
|
|
{
|
|
"signal": "UE",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 29
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LPUART1",
|
|
"address": 1073774592,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "LPUART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "LPUART1SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LPUART1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LPUART1RST"
|
|
},
|
|
"stop_mode": "Stop2"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "TX",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "RX",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "CTS",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "DE",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "RTS",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "RX",
|
|
"af": 8
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART3_LPUART1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 30
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 31
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LPUART2",
|
|
"address": 1073775616,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "LPUART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "LPUART2SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LPUART2EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LPUART2RST"
|
|
},
|
|
"stop_mode": "Stop2"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "CTS",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "DE",
|
|
"af": 10
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "RTS",
|
|
"af": 10
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "RX",
|
|
"af": 10
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "TX",
|
|
"af": 10
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "RX",
|
|
"af": 10
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART2_LPUART2"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 32
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 33
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "LPUART3",
|
|
"address": 1073777664,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "LPUART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "LPUART3SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "LPUART3EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "LPUART3RST"
|
|
},
|
|
"stop_mode": "Stop2"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "TX",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "RX",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "DE",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "RTS",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "CTS",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "TX",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "RX",
|
|
"af": 6
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART4_LPUART3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 34
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 35
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "OPAMP1",
|
|
"address": 1073772544,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "OPAMPEN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "OPAMPRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "VINP"
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "VINM"
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "VOUT"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "PWR",
|
|
"address": 1073770496,
|
|
"registers": {
|
|
"kind": "pwr",
|
|
"version": "u0",
|
|
"block": "PWR"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "PWREN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "PWRRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "WKUP1"
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "WKUP3"
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "WKUP4"
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "PVD_IN"
|
|
},
|
|
{
|
|
"pin": "PC13",
|
|
"signal": "WKUP2"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "RCC",
|
|
"address": 1073876992,
|
|
"registers": {
|
|
"kind": "rcc",
|
|
"version": "u0",
|
|
"block": "RCC"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "MCO2",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "LSCO"
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "MCO",
|
|
"af": 0
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "MCO2",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "MCO",
|
|
"af": 0
|
|
},
|
|
{
|
|
"pin": "PC14",
|
|
"signal": "OSC32_IN"
|
|
},
|
|
{
|
|
"pin": "PC15",
|
|
"signal": "OSC32_EN",
|
|
"af": 0
|
|
},
|
|
{
|
|
"pin": "PC15",
|
|
"signal": "OSC32_OUT"
|
|
},
|
|
{
|
|
"pin": "PC15",
|
|
"signal": "OSC_EN",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PF0",
|
|
"signal": "OSC_IN"
|
|
},
|
|
{
|
|
"pin": "PF1",
|
|
"signal": "OSC_EN",
|
|
"af": 0
|
|
},
|
|
{
|
|
"pin": "PF1",
|
|
"signal": "OSC_OUT"
|
|
},
|
|
{
|
|
"pin": "PF2",
|
|
"signal": "MCO",
|
|
"af": 0
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "CRS",
|
|
"interrupt": "RCC_CRS"
|
|
},
|
|
{
|
|
"signal": "RCC",
|
|
"interrupt": "RCC_CRS"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "RNG",
|
|
"address": 1073893376,
|
|
"rcc": {
|
|
"bus_clock": "HCLK1",
|
|
"kernel_clock": "HCLK1",
|
|
"enable": {
|
|
"register": "AHBENR",
|
|
"field": "RNGEN"
|
|
},
|
|
"reset": {
|
|
"register": "AHBRSTR",
|
|
"field": "RNGRST"
|
|
}
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "RNG_CRYP"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "RTC",
|
|
"address": 1073752064,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "RTCAPBEN"
|
|
},
|
|
"stop_mode": "Standby"
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PB2",
|
|
"signal": "OUT2",
|
|
"af": 0
|
|
},
|
|
{
|
|
"pin": "PC13",
|
|
"signal": "OUT1"
|
|
},
|
|
{
|
|
"pin": "PC13",
|
|
"signal": "TS"
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "TAMP",
|
|
"interrupt": "RTC_TAMP"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "SPI1",
|
|
"address": 1073819648,
|
|
"registers": {
|
|
"kind": "spi",
|
|
"version": "v2",
|
|
"block": "SPI"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "SPI1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "SPI1RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "SCK",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "MISO",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA12",
|
|
"signal": "MOSI",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "NSS",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "NSS",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "SCK",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "MISO",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "MOSI",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "NSS",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "SCK",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "MISO",
|
|
"af": 5
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "MOSI",
|
|
"af": 5
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "SPI1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 36
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 37
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "SPI2",
|
|
"address": 1073756160,
|
|
"registers": {
|
|
"kind": "spi",
|
|
"version": "v2",
|
|
"block": "SPI"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "SPI2EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "SPI2RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "SCK",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "NSS",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "MISO",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PA12",
|
|
"signal": "MOSI",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "SCK",
|
|
"af": 5
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "SPI2_3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 38
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 39
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "SPI3",
|
|
"address": 1073757184,
|
|
"registers": {
|
|
"kind": "spi",
|
|
"version": "v2",
|
|
"block": "SPI"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "SPI3EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "SPI3RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "NSS",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "NSS",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "SCK",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "MISO",
|
|
"af": 6
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "MOSI",
|
|
"af": 6
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "SPI2_3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 40
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 41
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "SYSCFG",
|
|
"address": 1073807360,
|
|
"registers": {
|
|
"kind": "syscfg",
|
|
"version": "u0",
|
|
"block": "SYSCFG"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "SYSCFGEN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "SYSCFGRST"
|
|
}
|
|
}
|
|
},
|
|
{
|
|
"name": "TAMP",
|
|
"address": 1073786880,
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "IN2"
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "IN5"
|
|
},
|
|
{
|
|
"pin": "PC13",
|
|
"signal": "IN1"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM1",
|
|
"address": 1073818624,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_ADV"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "TIM1SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "TIM1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "TIM1RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "CH3",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "BKIN2",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "CH4",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA12",
|
|
"signal": "ETR",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "BKIN",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "CH1N",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "CH1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "CH2",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "CH2N",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "CH3N",
|
|
"af": 1
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM1_BRK_UP_TRG_COM"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM1_CC"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM1_BRK_UP_TRG_COM"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM1_BRK_UP_TRG_COM"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM1_BRK_UP_TRG_COM"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "CH1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 42
|
|
},
|
|
{
|
|
"signal": "CH2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 43
|
|
},
|
|
{
|
|
"signal": "CH3",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 44
|
|
},
|
|
{
|
|
"signal": "CH4",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 45
|
|
},
|
|
{
|
|
"signal": "TRIG",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 46
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 47
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM15",
|
|
"address": 1073823744,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_2CH_CMP"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "TIM15SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "TIM15EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "TIM15RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "CH1N",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "CH1",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "CH2",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "BKIN",
|
|
"af": 14
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM15_LPTIM3"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM15_LPTIM3"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM15_LPTIM3"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM15_LPTIM3"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM15_LPTIM3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "CH1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 62
|
|
},
|
|
{
|
|
"signal": "CH2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 63
|
|
},
|
|
{
|
|
"signal": "TRIG",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 64
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 65
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM16",
|
|
"address": 1073824768,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_1CH_CMP"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1_TIM",
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "TIM16EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "TIM16RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "CH1",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "BKIN",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "CH1N",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "CH1",
|
|
"af": 14
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM16"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM16"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM16"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM16"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM16"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "CH1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 66
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 67
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 68
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM2",
|
|
"address": 1073741824,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_GP32"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1_TIM",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "TIM2EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "TIM2RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "CH1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "ETR",
|
|
"af": 14
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "CH2",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "CH1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "ETR",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "CH3",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "CH4",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "CH1",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "ETR",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "CH3",
|
|
"af": 1
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "CH2",
|
|
"af": 1
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM2"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM2"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM2"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM2"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM2"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "CH1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 48
|
|
},
|
|
{
|
|
"signal": "CH2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 49
|
|
},
|
|
{
|
|
"signal": "CH3",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 50
|
|
},
|
|
{
|
|
"signal": "CH4",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 51
|
|
},
|
|
{
|
|
"signal": "TRIG",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 52
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 53
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM3",
|
|
"address": 1073742848,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_GP16"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1_TIM",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "TIM3EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "TIM3RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "CH1",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "CH2",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "CH3",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "CH4",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "CH1",
|
|
"af": 2
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "CH2",
|
|
"af": 2
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM3"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM3"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM3"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM3"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "CH1",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 54
|
|
},
|
|
{
|
|
"signal": "CH2",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 55
|
|
},
|
|
{
|
|
"signal": "CH3",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 56
|
|
},
|
|
{
|
|
"signal": "CH4",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 57
|
|
},
|
|
{
|
|
"signal": "TRIG",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 58
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 59
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM6",
|
|
"address": 1073745920,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_BASIC"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1_TIM",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "TIM6EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "TIM6RST"
|
|
}
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM6_DAC_LPTIM1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 60
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TIM7",
|
|
"address": 1073746944,
|
|
"registers": {
|
|
"kind": "timer",
|
|
"version": "v2",
|
|
"block": "TIM_BASIC"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1_TIM",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "TIM7EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "TIM7RST"
|
|
}
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "BRK",
|
|
"interrupt": "TIM7_LPTIM2"
|
|
},
|
|
{
|
|
"signal": "CC",
|
|
"interrupt": "TIM7_LPTIM2"
|
|
},
|
|
{
|
|
"signal": "COM",
|
|
"interrupt": "TIM7_LPTIM2"
|
|
},
|
|
{
|
|
"signal": "TRG",
|
|
"interrupt": "TIM7_LPTIM2"
|
|
},
|
|
{
|
|
"signal": "UP",
|
|
"interrupt": "TIM7_LPTIM2"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "UP",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 61
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "TSC",
|
|
"address": 1073889280,
|
|
"rcc": {
|
|
"bus_clock": "HCLK1",
|
|
"kernel_clock": "HCLK1",
|
|
"enable": {
|
|
"register": "AHBENR",
|
|
"field": "TSCEN"
|
|
},
|
|
"reset": {
|
|
"register": "AHBRSTR",
|
|
"field": "TSCRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "G7_IO3",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PA13",
|
|
"signal": "G7_IO4",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PA14",
|
|
"signal": "G3_IO4",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "G3_IO1",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "G5_IO1",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "G7_IO1",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "G7_IO2",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "G5_IO2",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "SYNC",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "G5_IO3",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "G2_IO1",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "G2_IO2",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "G2_IO3",
|
|
"af": 9
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "G2_IO4",
|
|
"af": 9
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "TSC"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "UID",
|
|
"address": 536833616,
|
|
"registers": {
|
|
"kind": "uid",
|
|
"version": "v1",
|
|
"block": "UID"
|
|
}
|
|
},
|
|
{
|
|
"name": "USART1",
|
|
"address": 1073821696,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "USART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "USART1SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR2",
|
|
"field": "USART1EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR2",
|
|
"field": "USART1RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA10",
|
|
"signal": "RX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "CTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA12",
|
|
"signal": "DE",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA12",
|
|
"signal": "RTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA8",
|
|
"signal": "CK",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA9",
|
|
"signal": "TX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "DE",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB3",
|
|
"signal": "RTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB4",
|
|
"signal": "CTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB5",
|
|
"signal": "CK",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB6",
|
|
"signal": "TX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "RX",
|
|
"af": 7
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 69
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 70
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "USART2",
|
|
"address": 1073759232,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "USART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "USART2SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "USART2EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "USART2RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "CTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "DE",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "RTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "RX",
|
|
"af": 3
|
|
},
|
|
{
|
|
"pin": "PA2",
|
|
"signal": "TX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA3",
|
|
"signal": "RX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA4",
|
|
"signal": "CK",
|
|
"af": 7
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART2_LPUART2"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 71
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 72
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "USART3",
|
|
"address": 1073760256,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "USART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "USART3EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "USART3RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "DE",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "RTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA5",
|
|
"signal": "TX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA6",
|
|
"signal": "CTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PA7",
|
|
"signal": "RX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB0",
|
|
"signal": "CK",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "DE",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB1",
|
|
"signal": "RTS",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB10",
|
|
"signal": "TX",
|
|
"af": 7
|
|
},
|
|
{
|
|
"pin": "PB8",
|
|
"signal": "TX",
|
|
"af": 7
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART3_LPUART1"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 73
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 74
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "USART4",
|
|
"address": 1073761280,
|
|
"registers": {
|
|
"kind": "usart",
|
|
"version": "v4",
|
|
"block": "USART"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "USART4EN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "USART4RST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA0",
|
|
"signal": "TX",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PA1",
|
|
"signal": "RX",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "DE",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PA15",
|
|
"signal": "RTS",
|
|
"af": 8
|
|
},
|
|
{
|
|
"pin": "PB7",
|
|
"signal": "CTS",
|
|
"af": 8
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "USART4_LPUART3"
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"signal": "RX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 75
|
|
},
|
|
{
|
|
"signal": "TX",
|
|
"dmamux": "DMAMUX1",
|
|
"request": 76
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "USB",
|
|
"address": 1073765376,
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": {
|
|
"register": "CCIPR",
|
|
"field": "CLK48SEL"
|
|
},
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "USBEN"
|
|
},
|
|
"reset": {
|
|
"register": "APBRSTR1",
|
|
"field": "USBRST"
|
|
}
|
|
},
|
|
"pins": [
|
|
{
|
|
"pin": "PA11",
|
|
"signal": "DM"
|
|
},
|
|
{
|
|
"pin": "PA12",
|
|
"signal": "DP"
|
|
},
|
|
{
|
|
"pin": "PA13",
|
|
"signal": "NOE",
|
|
"af": 10
|
|
}
|
|
],
|
|
"interrupts": [
|
|
{
|
|
"signal": "HP",
|
|
"interrupt": "USB_DRD_FS"
|
|
},
|
|
{
|
|
"signal": "LP",
|
|
"interrupt": "USB_DRD_FS"
|
|
},
|
|
{
|
|
"signal": "WKUP",
|
|
"interrupt": "USB_DRD_FS"
|
|
}
|
|
]
|
|
},
|
|
{
|
|
"name": "USBRAM",
|
|
"address": 1073780736
|
|
},
|
|
{
|
|
"name": "VREFBUF",
|
|
"address": 1073807408
|
|
},
|
|
{
|
|
"name": "WWDG",
|
|
"address": 1073753088,
|
|
"registers": {
|
|
"kind": "wwdg",
|
|
"version": "v2",
|
|
"block": "WWDG"
|
|
},
|
|
"rcc": {
|
|
"bus_clock": "PCLK1",
|
|
"kernel_clock": "PCLK1",
|
|
"enable": {
|
|
"register": "APBENR1",
|
|
"field": "WWDGEN"
|
|
}
|
|
},
|
|
"interrupts": [
|
|
{
|
|
"signal": "GLOBAL",
|
|
"interrupt": "WWDG_IWDG"
|
|
}
|
|
]
|
|
}
|
|
],
|
|
"nvic_priority_bits": 2,
|
|
"interrupts": [
|
|
{
|
|
"name": "WWDG_IWDG",
|
|
"number": 0
|
|
},
|
|
{
|
|
"name": "PVD_PVM",
|
|
"number": 1
|
|
},
|
|
{
|
|
"name": "RTC_TAMP",
|
|
"number": 2
|
|
},
|
|
{
|
|
"name": "FLASH_ECC",
|
|
"number": 3
|
|
},
|
|
{
|
|
"name": "RCC_CRS",
|
|
"number": 4
|
|
},
|
|
{
|
|
"name": "EXTI0_1",
|
|
"number": 5
|
|
},
|
|
{
|
|
"name": "EXTI2_3",
|
|
"number": 6
|
|
},
|
|
{
|
|
"name": "EXTI4_15",
|
|
"number": 7
|
|
},
|
|
{
|
|
"name": "USB_DRD_FS",
|
|
"number": 8
|
|
},
|
|
{
|
|
"name": "DMA1_Channel1",
|
|
"number": 9
|
|
},
|
|
{
|
|
"name": "DMA1_Channel2_3",
|
|
"number": 10
|
|
},
|
|
{
|
|
"name": "DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR",
|
|
"number": 11
|
|
},
|
|
{
|
|
"name": "ADC_COMP1_2",
|
|
"number": 12
|
|
},
|
|
{
|
|
"name": "TIM1_BRK_UP_TRG_COM",
|
|
"number": 13
|
|
},
|
|
{
|
|
"name": "TIM1_CC",
|
|
"number": 14
|
|
},
|
|
{
|
|
"name": "TIM2",
|
|
"number": 15
|
|
},
|
|
{
|
|
"name": "TIM3",
|
|
"number": 16
|
|
},
|
|
{
|
|
"name": "TIM6_DAC_LPTIM1",
|
|
"number": 17
|
|
},
|
|
{
|
|
"name": "TIM7_LPTIM2",
|
|
"number": 18
|
|
},
|
|
{
|
|
"name": "TIM15_LPTIM3",
|
|
"number": 19
|
|
},
|
|
{
|
|
"name": "TIM16",
|
|
"number": 20
|
|
},
|
|
{
|
|
"name": "TSC",
|
|
"number": 21
|
|
},
|
|
{
|
|
"name": "LCD",
|
|
"number": 22
|
|
},
|
|
{
|
|
"name": "I2C1",
|
|
"number": 23
|
|
},
|
|
{
|
|
"name": "I2C2_3_4",
|
|
"number": 24
|
|
},
|
|
{
|
|
"name": "SPI1",
|
|
"number": 25
|
|
},
|
|
{
|
|
"name": "SPI2_3",
|
|
"number": 26
|
|
},
|
|
{
|
|
"name": "USART1",
|
|
"number": 27
|
|
},
|
|
{
|
|
"name": "USART2_LPUART2",
|
|
"number": 28
|
|
},
|
|
{
|
|
"name": "USART3_LPUART1",
|
|
"number": 29
|
|
},
|
|
{
|
|
"name": "USART4_LPUART3",
|
|
"number": 30
|
|
},
|
|
{
|
|
"name": "RNG_CRYP",
|
|
"number": 31
|
|
}
|
|
],
|
|
"dma_channels": [
|
|
{
|
|
"name": "DMA1_CH1",
|
|
"dma": "DMA1",
|
|
"channel": 0,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 0
|
|
},
|
|
{
|
|
"name": "DMA1_CH2",
|
|
"dma": "DMA1",
|
|
"channel": 1,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 1
|
|
},
|
|
{
|
|
"name": "DMA1_CH3",
|
|
"dma": "DMA1",
|
|
"channel": 2,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 2
|
|
},
|
|
{
|
|
"name": "DMA1_CH4",
|
|
"dma": "DMA1",
|
|
"channel": 3,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 3
|
|
},
|
|
{
|
|
"name": "DMA1_CH5",
|
|
"dma": "DMA1",
|
|
"channel": 4,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 4
|
|
},
|
|
{
|
|
"name": "DMA1_CH6",
|
|
"dma": "DMA1",
|
|
"channel": 5,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 5
|
|
},
|
|
{
|
|
"name": "DMA1_CH7",
|
|
"dma": "DMA1",
|
|
"channel": 6,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 6
|
|
},
|
|
{
|
|
"name": "DMA2_CH1",
|
|
"dma": "DMA2",
|
|
"channel": 0,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 7
|
|
},
|
|
{
|
|
"name": "DMA2_CH2",
|
|
"dma": "DMA2",
|
|
"channel": 1,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 8
|
|
},
|
|
{
|
|
"name": "DMA2_CH3",
|
|
"dma": "DMA2",
|
|
"channel": 2,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 9
|
|
},
|
|
{
|
|
"name": "DMA2_CH4",
|
|
"dma": "DMA2",
|
|
"channel": 3,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 10
|
|
},
|
|
{
|
|
"name": "DMA2_CH5",
|
|
"dma": "DMA2",
|
|
"channel": 4,
|
|
"dmamux": "DMAMUX1",
|
|
"dmamux_channel": 11
|
|
}
|
|
]
|
|
}
|
|
]
|
|
} |